JPS59140581A - ベクトルデ−タ処理装置 - Google Patents

ベクトルデ−タ処理装置

Info

Publication number
JPS59140581A
JPS59140581A JP1406283A JP1406283A JPS59140581A JP S59140581 A JPS59140581 A JP S59140581A JP 1406283 A JP1406283 A JP 1406283A JP 1406283 A JP1406283 A JP 1406283A JP S59140581 A JPS59140581 A JP S59140581A
Authority
JP
Japan
Prior art keywords
vector
data
register
align
vector data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1406283A
Other languages
English (en)
Japanese (ja)
Other versions
JPH034951B2 (enExample
Inventor
Shoji Nakatani
中谷　彰二
Yuji Oinaga
勇次 追永
Kazuo Mochizuki
一男 望月
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1406283A priority Critical patent/JPS59140581A/ja
Publication of JPS59140581A publication Critical patent/JPS59140581A/ja
Publication of JPH034951B2 publication Critical patent/JPH034951B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP1406283A 1983-01-31 1983-01-31 ベクトルデ−タ処理装置 Granted JPS59140581A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1406283A JPS59140581A (ja) 1983-01-31 1983-01-31 ベクトルデ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1406283A JPS59140581A (ja) 1983-01-31 1983-01-31 ベクトルデ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS59140581A true JPS59140581A (ja) 1984-08-11
JPH034951B2 JPH034951B2 (enExample) 1991-01-24

Family

ID=11850598

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1406283A Granted JPS59140581A (ja) 1983-01-31 1983-01-31 ベクトルデ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS59140581A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010097595A (ja) * 2008-10-15 2010-04-30 Internatl Business Mach Corp <Ibm> 高密度スレッド化ネットワーク・オン・ア・チップにおけるソフトウェア制御の任意ベクトル・オペランド選択をサポートする直接スレッド間通信バッファ

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57209570A (en) * 1981-06-19 1982-12-22 Fujitsu Ltd Vector processing device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57209570A (en) * 1981-06-19 1982-12-22 Fujitsu Ltd Vector processing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010097595A (ja) * 2008-10-15 2010-04-30 Internatl Business Mach Corp <Ibm> 高密度スレッド化ネットワーク・オン・ア・チップにおけるソフトウェア制御の任意ベクトル・オペランド選択をサポートする直接スレッド間通信バッファ

Also Published As

Publication number Publication date
JPH034951B2 (enExample) 1991-01-24

Similar Documents

Publication Publication Date Title
US5548785A (en) Interface for logic simulation using parallel bus for concurrent transfers and having fifo buffers for sending data to receiving units when ready
JPS5948424B2 (ja) 並列計算システム
JPH07174822A (ja) 半導体集積回路装置
JPS59140581A (ja) ベクトルデ−タ処理装置
JP2508620B2 (ja) 論理回路シミュレ―ション装置
JPH11259335A (ja) トレーサ装置、トレースデータ圧縮方法および圧縮トレースデータ読み出し方法
US20030121009A1 (en) Method for generating register transfer level code
JPH01195581A (ja) イメージ・データ処理システム
JPH01108631A (ja) データ転送処理方式
JPH0310138B2 (enExample)
JPH0267665A (ja) インタフェイス回路
JP2806459B2 (ja) フリップフロップが評価可能な論理シミュレーション装置
JPH023822A (ja) データ処理装置
JPH0444174A (ja) シミュレーション方法
JPH02244330A (ja) マイクロ制御処理装置のパイプライン化方式
JPH04172266A (ja) スキャンイン・アウト方式
JPS5968064A (ja) パリテイチエツク回路の試験方法
JPH086760A (ja) データ処理装置
JPH0721154A (ja) ベクトル処理装置
JPH0378883A (ja) イメージデータ処理装置
JPH03196257A (ja) ベクトル処理装置
JPS60118940A (ja) 論理回路のシミユレ−シヨン装置
JPS6145370A (ja) デ−タ処理装置におけるバツフアメモリ装置
JPS62154140A (ja) マ−ジ処理装置
JPH01237719A (ja) データ論理和圧縮回路