JPS59139431A - 先行読出し抑止方式 - Google Patents

先行読出し抑止方式

Info

Publication number
JPS59139431A
JPS59139431A JP952583A JP952583A JPS59139431A JP S59139431 A JPS59139431 A JP S59139431A JP 952583 A JP952583 A JP 952583A JP 952583 A JP952583 A JP 952583A JP S59139431 A JPS59139431 A JP S59139431A
Authority
JP
Japan
Prior art keywords
read
address
prefetch
function
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP952583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6112302B2 (enExample
Inventor
Minekazu Maruoka
丸岡　峰和
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP952583A priority Critical patent/JPS59139431A/ja
Publication of JPS59139431A publication Critical patent/JPS59139431A/ja
Publication of JPS6112302B2 publication Critical patent/JPS6112302B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP952583A 1983-01-24 1983-01-24 先行読出し抑止方式 Granted JPS59139431A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP952583A JPS59139431A (ja) 1983-01-24 1983-01-24 先行読出し抑止方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP952583A JPS59139431A (ja) 1983-01-24 1983-01-24 先行読出し抑止方式

Publications (2)

Publication Number Publication Date
JPS59139431A true JPS59139431A (ja) 1984-08-10
JPS6112302B2 JPS6112302B2 (enExample) 1986-04-07

Family

ID=11722681

Family Applications (1)

Application Number Title Priority Date Filing Date
JP952583A Granted JPS59139431A (ja) 1983-01-24 1983-01-24 先行読出し抑止方式

Country Status (1)

Country Link
JP (1) JPS59139431A (enExample)

Also Published As

Publication number Publication date
JPS6112302B2 (enExample) 1986-04-07

Similar Documents

Publication Publication Date Title
EP0587865B1 (en) Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types
US5014247A (en) System for accessing the same memory location by two different devices
JP2001521246A (ja) 異なる周波数で動作するバス間でやりとりされるバッファリングデータ
JP2003208353A (ja) バンク衝突回避機能を備える動的ランダムアクセスメモリシステム
JPS58139255A (ja) デ−タ処理システム
US6292865B1 (en) Method and apparatus for reducing bus bridge thrashing by temporarily masking agent requests to allow conflicting requests to be completed
JP2000029776A (ja) メモリ要求取消し方法
EP1132820A2 (en) Collision detection for dual port RAM operations on a microcontroller
JPS59139431A (ja) 先行読出し抑止方式
EP0432463B1 (en) Distributed fair arbitration scheme for providing access to a data communication bus
US20040107308A1 (en) Memory that allows simultaneous read requests
US5826045A (en) Arbitration parking apparatus and method for a split transaction bus in a multiprocessor computer system
JPH03150654A (ja) キヤツシユを有するプロセツサのための優先制御システム
WO2000025205A1 (en) Controlling access to a primary memory
US6279082B1 (en) System and method for efficient use of cache to improve access to memory of page type
US6910119B1 (en) Instruction pipe and stall therefor to accommodate shared access to return stack buffer
JP2606824Y2 (ja) マルチポートメモリ装置
JPS60159956A (ja) インタ−フエイス制御装置
US6499087B1 (en) Synchronous memory sharing based on cycle stealing
JPS6055459A (ja) プロツクデ−タ転送記憶制御方法
JP2619124B2 (ja) パイプラインアクセスメモリ
JPH0237592A (ja) メモリ制御装置
JPH05108545A (ja) Ｄｍａコントローラ
JPS63208149A (ja) 受信バツフア制御方式
JPS6219946A (ja) デ−タ授受方式