JPS5913338A - 電子素子の接続方法 - Google Patents

電子素子の接続方法

Info

Publication number
JPS5913338A
JPS5913338A JP57123547A JP12354782A JPS5913338A JP S5913338 A JPS5913338 A JP S5913338A JP 57123547 A JP57123547 A JP 57123547A JP 12354782 A JP12354782 A JP 12354782A JP S5913338 A JPS5913338 A JP S5913338A
Authority
JP
Japan
Prior art keywords
film
leads
bonding
film carrier
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57123547A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0141030B2 (enrdf_load_stackoverflow
Inventor
Ryuichi Toyoda
隆一 豊田
Takeshi Mizutani
武 水谷
Koichi Kawada
耕一 河田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57123547A priority Critical patent/JPS5913338A/ja
Publication of JPS5913338A publication Critical patent/JPS5913338A/ja
Publication of JPH0141030B2 publication Critical patent/JPH0141030B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)
JP57123547A 1982-07-14 1982-07-14 電子素子の接続方法 Granted JPS5913338A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57123547A JPS5913338A (ja) 1982-07-14 1982-07-14 電子素子の接続方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57123547A JPS5913338A (ja) 1982-07-14 1982-07-14 電子素子の接続方法

Publications (2)

Publication Number Publication Date
JPS5913338A true JPS5913338A (ja) 1984-01-24
JPH0141030B2 JPH0141030B2 (enrdf_load_stackoverflow) 1989-09-01

Family

ID=14863296

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57123547A Granted JPS5913338A (ja) 1982-07-14 1982-07-14 電子素子の接続方法

Country Status (1)

Country Link
JP (1) JPS5913338A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0141030B2 (enrdf_load_stackoverflow) 1989-09-01

Similar Documents

Publication Publication Date Title
US5994222A (en) Method of making chip mountings and assemblies
JPS6149432A (ja) 半導体装置の製造方法
WO1991010259A1 (en) Testable ribbon bonding method and wedge bonding tool for microcircuit device fabrication
US4215360A (en) Power semiconductor device assembly having a lead frame with interlock members
JP3848368B2 (ja) 半導体接続素子のリードの形成
US7198979B2 (en) Method for manufacturing a stack arrangement of a memory module
JPH0697237A (ja) 半導体装置及びその製造方法
JPH04233244A (ja) 集積回路アセンブリ
JPH10150072A (ja) 半導体装置および半導体装置用のリードフレーム
JP3292082B2 (ja) ターミナルランドフレームとそれを用いた樹脂封止型半導体装置の製造方法
EP0993042A2 (en) Manufacturing a semiconductor device using a film substrate
KR20000023414A (ko) 반도체장치 및 그 제조방법
JPS5913338A (ja) 電子素子の接続方法
JPH07114216B2 (ja) フィルムキャリヤ型半導体装置の実装方法
JP2636778B2 (ja) 半導体装置製造用金型
JPS63185035A (ja) 半導体装置
JP2918342B2 (ja) リードフレーム及びその製造方法
JPS5913357A (ja) フイルムキヤリヤ−
JPH06334059A (ja) 半導体搭載用基板及びその製造方法
JPS625652A (ja) テ−プキヤリヤ半導体実装用テ−プ
JP2500574B2 (ja) フィルムキャリヤ―を用いた半導体装置の製造方法
JP3021508B2 (ja) 導電突起の形成方法
JP3234042B2 (ja) 半導体装置およびその製造方法
JPS6396932A (ja) フイルムキヤリアのボンデイングステ−ジ
JPH0358538B2 (enrdf_load_stackoverflow)