JPS59123937A - 演算装置におけるバイパス制御方式 - Google Patents

演算装置におけるバイパス制御方式

Info

Publication number
JPS59123937A
JPS59123937A JP57231890A JP23189082A JPS59123937A JP S59123937 A JPS59123937 A JP S59123937A JP 57231890 A JP57231890 A JP 57231890A JP 23189082 A JP23189082 A JP 23189082A JP S59123937 A JPS59123937 A JP S59123937A
Authority
JP
Japan
Prior art keywords
register
instruction
operand
data
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57231890A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6226730B2 (enrdf_load_stackoverflow
Inventor
Satoshi Sugiura
聡 杉浦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57231890A priority Critical patent/JPS59123937A/ja
Publication of JPS59123937A publication Critical patent/JPS59123937A/ja
Publication of JPS6226730B2 publication Critical patent/JPS6226730B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
JP57231890A 1982-12-29 1982-12-29 演算装置におけるバイパス制御方式 Granted JPS59123937A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57231890A JPS59123937A (ja) 1982-12-29 1982-12-29 演算装置におけるバイパス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57231890A JPS59123937A (ja) 1982-12-29 1982-12-29 演算装置におけるバイパス制御方式

Publications (2)

Publication Number Publication Date
JPS59123937A true JPS59123937A (ja) 1984-07-17
JPS6226730B2 JPS6226730B2 (enrdf_load_stackoverflow) 1987-06-10

Family

ID=16930631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57231890A Granted JPS59123937A (ja) 1982-12-29 1982-12-29 演算装置におけるバイパス制御方式

Country Status (1)

Country Link
JP (1) JPS59123937A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6188332A (ja) * 1984-10-06 1986-05-06 Nec Corp ２進演算回路
JPS6237737A (ja) * 1985-08-12 1987-02-18 Matsushita Electric Ind Co Ltd マイクロプロセツサ回路
US6772318B1 (en) * 1999-09-24 2004-08-03 Kabushiki Kaisha Toshiba Bypass control circuit
US7287150B2 (en) 2002-07-05 2007-10-23 Fujitsu Limited Processor and instruction control method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6188332A (ja) * 1984-10-06 1986-05-06 Nec Corp ２進演算回路
JPS6237737A (ja) * 1985-08-12 1987-02-18 Matsushita Electric Ind Co Ltd マイクロプロセツサ回路
US6772318B1 (en) * 1999-09-24 2004-08-03 Kabushiki Kaisha Toshiba Bypass control circuit
US7287150B2 (en) 2002-07-05 2007-10-23 Fujitsu Limited Processor and instruction control method

Also Published As

Publication number Publication date
JPS6226730B2 (enrdf_load_stackoverflow) 1987-06-10

Similar Documents

Publication Publication Date Title
JP3954171B2 (ja) コンピュータにおけるスカラ値をベクトルに記入する方法
EP0163148B1 (en) Data processing system with overlapping between cpu register to register data transfers and data transfers to and from main storage
US5504925A (en) Apparatus and method for implementing interrupts in pipelined processors
JP2682232B2 (ja) 浮動小数点演算処理装置
JP2617974B2 (ja) データ処理装置
JPS59123937A (ja) 演算装置におけるバイパス制御方式
JPS58182758A (ja) 演算制御装置
EP0334131B1 (en) Data processor performing operation on data having length shorter than one-word length
JP2511063B2 (ja) パイプライン制御方式
JP3068406B2 (ja) ベクトル演算装置
JPH05173778A (ja) データ処理装置
JP2657947B2 (ja) データ処理装置
JP2924004B2 (ja) 命令コード転送方式
JPS6014335A (ja) 情報処理装置
JPS6120907B2 (enrdf_load_stackoverflow)
JPS6145359A (ja) 情報処理装置
JPH03263264A (ja) 情報処理装置
JPH01266668A (ja) 情報処理装置
JPH0241522A (ja) 関数演算処理装置
JPS60181922A (ja) 情報処理装置
JPH027139A (ja) ストアデータレジスタ選択方式
JPH03217956A (ja) データ書き込み制御方式
JPH0426494B2 (enrdf_load_stackoverflow)
JPH0792902A (ja) プログラマブルコントローラ
JPH03154925A (ja) 演算処理装置