JPS59123917A - Communication control system - Google Patents

Communication control system

Info

Publication number
JPS59123917A
JPS59123917A JP57231649A JP23164982A JPS59123917A JP S59123917 A JPS59123917 A JP S59123917A JP 57231649 A JP57231649 A JP 57231649A JP 23164982 A JP23164982 A JP 23164982A JP S59123917 A JPS59123917 A JP S59123917A
Authority
JP
Japan
Prior art keywords
line
section
ttu
processing unit
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57231649A
Other languages
Japanese (ja)
Inventor
Tetsuo Nishibashi
西橋 哲郎
Saneyuki Hiwatari
樋渡 実行
Tomihisa Kusumoto
楠本 富久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57231649A priority Critical patent/JPS59123917A/en
Publication of JPS59123917A publication Critical patent/JPS59123917A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/445Program loading or initiating

Abstract

PURPOSE:To increase versatility of circuit controlling procedure and reduce memory area of a circuit corresponding section by controlling circuit by a circuit controlling device basing upon transferred program. CONSTITUTION:A common section CCU transfers a program necessary for communication control in a main memory MEMO to the circuit corresponding section TTU using a data transfer passage D-BUS basing on command of a central processing unit MPU. The corresponding section TTU stores transferred data from the common section CCU in an internal memory MEM1 through a data buffer register DBR and an internal bus mu-BUS. Basing on data transfer report from the common section CCU, the MPU recognizes that the program is stored in the memory MEM1 of the corresponding section TTU. The MPU notifies the corresponding section TTU of the completion of program loading and gives direction for circuit control to the common section CCU and corresponding section TTU.

Description

【発明の詳細な説明】 (1)発明の技術分野 本発明は、複数の回線制御を行なう通信制御装置に係り
、特に各回線対応部に回線処理装置を有して回線の制御
を行なう通信制御方式に関する。
Detailed Description of the Invention (1) Technical Field of the Invention The present invention relates to a communication control device that controls a plurality of lines, and particularly relates to a communication control device that controls a plurality of lines by having a line processing device in each line corresponding section. Regarding the method.

(2)技術の背景 一般に複数の回線制御を行なう通信制御装置においては
、第1図に示すように、個々の回線に対応して回線対応
部(TTU)が設けられており、各回線対応部は共通の
データ転送路を通して共通部(ooty)に接続される
。各回線対応部および共通部は制御バス0−BU8を通
して中央処理装置(Master−MPU )に接続さ
れ、各回線の制御は中央処理装置より共通部および回線
対応部に対し回線処理に必要な命令を指示することによ
り行なわれる。
(2) Background of the technology In general, in a communication control device that controls multiple lines, a line handling unit (TTU) is provided for each individual line, as shown in Figure 1. are connected to the common part (ooty) through a common data transfer path. Each line corresponding section and common section are connected to the central processing unit (Master-MPU) through control buses 0-BU8, and each line is controlled by the central processing unit, which issues instructions necessary for line processing to the common section and line corresponding section. It is done by giving instructions.

(3)従来技術と問題点 従来、前記の通信制御装置においては、1ijlN対応
部の回線処理装置(5layθ−MPU )の処理プロ
グラムは各回線対応部に設けられたメモリ(MIcMl
)に予め格納されており、各回線対応部は、前述したよ
うに中央処理装置からの命令により回線制御を行なう。
(3) Prior Art and Problems Conventionally, in the communication control device described above, the processing program of the line processing unit (5layθ-MPU) of the 1ijlN corresponding section is stored in the memory (MIcMl) provided in each line corresponding section.
), and each line corresponding unit performs line control in response to instructions from the central processing unit, as described above.

ところで、このように回線処理装置の処理プログラムが
回線対応部TTU内のメモ!JMEIMiに予め格納さ
れているために、回線制御手順に対する融通性、および
、回線処理の内容がそれだけ制約されることになり、ま
た、多種の制御を実行させるためには、それに対応する
プログラムをすべてMl11M1に格納しておく必要が
あり、メモリ容量をそれだけ大きくしなければならない
という問題がある。
By the way, as shown above, the processing program of the line processing device is a memo in the line handling unit TTU! Because it is stored in JMEIMi in advance, the flexibility of line control procedures and the content of line processing are restricted accordingly.In addition, in order to execute various types of control, all corresponding programs must be installed. There is a problem that the data must be stored in M11M1, and the memory capacity must be increased accordingly.

(4)発明の目的 本発明の目的は、回線の制御に先行して中央処理装置よ
り回線対応部に対し回線対応部の制御レジスタに個有の
データを書き込むことにより、共通部と回線対応部のデ
ータ転送路を使用して回線対応部のメモリ部に回線処理
装置nの回線制御に必要なプログラムの転送を行ない、
転送されたプログラムにより回線処理装置が回線の制御
を行なうことにより、回線制御手順の融通性を高め、か
つ回線対応部のメモリ領域を削減することにある。
(4) Object of the Invention An object of the present invention is to write unique data to the control register of the line correspondence section from the central processing unit to the line correspondence section prior to line control, so that the common section and the line correspondence section can be connected to each other. Transfers a program necessary for line control of the line processing device n to the memory section of the line corresponding section using the data transfer path of
The purpose of this invention is to increase the flexibility of line control procedures and reduce the memory area of the line handling section by having the line processing device control the line using the transferred program.

(5)発明の構成 本発明においては、複数個の回線制御を行なう中央処理
装置を有する共通制御部、および、各回線対応に回線の
制御を行なう回線処理装置、メモリ部、および前記中央
処理装置により制御される制御レジスタを有する回線対
応部より構成される通信制御装置において、 回線の制御に先行して、前記中央処理装置により前記回
線対応部の前記制御レジスタに個有のデータを書き込む
とともに、前記共通制御部と前記回線制御部の間のデー
タ転送路を通して前記回線対応部のメモリ部に前記回線
処理装置aの回線制御に必要なプログラムの転送を行な
い、前記同線処理装置は前記中央処理装置により転送さ
れたプログラムに従って回線の制御を行なうことを特徴
とする通信制御方式が提供される。
(5) Structure of the Invention The present invention includes a common control unit having a central processing unit that controls a plurality of lines, a line processing unit that controls lines for each line, a memory unit, and the central processing unit. In a communication control device comprising a line correspondence section having a control register controlled by the central processing unit, prior to line control, the central processing unit writes unique data to the control register of the line correspondence section, and A program necessary for line control of the line processing device a is transferred to the memory section of the line handling unit through a data transfer path between the common control unit and the line control unit, and the same line processing unit is connected to the central processing unit. A communication control method is provided which is characterized in that a line is controlled according to a program transferred by a device.

(6)発明の実施例 本発明の実施例としての通信制御方式を図面を用いて以
下に説明する。
(6) Embodiments of the Invention A communication control system as an embodiment of the invention will be described below with reference to the drawings.

主メモ!J(MIMO)内には、各種通信手順の処理に
必要なプログラムがすべて格納されている。
Main memo! All programs necessary for processing various communication procedures are stored in J (MIMO).

中央処理装置(Master MPU )は、回線の制
御に先行して、同線対応部(TTU)の制御レジスタ(
ORO)に対し個有のデータ(プログラムのローディン
グ指示)を書き込み、共通部(00υ)に対し回線対応
部(TTU)へのデータ転送指示を行なう。それにより
、共通部(OOU)は回線対応部(TTU)に対し主メ
モリ(Ml[IMO)内の通信制御に必要なプログラム
をデータ転送路(D−BUS)を使用して転送する。回
線対応部(TTU)は、共通部(ootr)からの転送
データをデータバッファレジスタ(DBR)および内部
ハス(μmBUS )を介して内部のメモリ(MlIM
1)に格納する。中央処理袋W(MasterMPU)
は共通M (a o tr )からのデータ転送終了報
告により回線対応部のメモリ(MIDMi)内にプログ
ラムが格納されたことを認識する。そこで、中央処理装
置(Master MPU )は、回線対応部(TTU
)に対しプログラムローディングの終了を通知し、共通
部(aotr)および回線対応部(TTU)に回線制御
のための指示を行なう。それにより回線処理装置(5l
ave MPU )は前記の格納されたプログラムによ
り回線の制御を行なう。
Prior to controlling the line, the central processing unit (Master MPU) reads the control register (
It writes unique data (program loading instruction) to the common section (00υ) and instructs the common section (00υ) to transfer data to the line corresponding section (TTU). Thereby, the common unit (OOU) transfers the program necessary for communication control in the main memory (Ml[IMO) to the line support unit (TTU) using the data transfer path (D-BUS). The line handling unit (TTU) transfers the transfer data from the common unit (ootr) to the internal memory (MlIM) via the data buffer register (DBR) and the internal bus (μmBUS).
1). Central processing bag W (MasterMPU)
recognizes that the program has been stored in the memory (MIDMi) of the line corresponding section by the data transfer completion report from the common M (a o tr ). Therefore, the central processing unit (Master MPU)
) of the end of program loading, and instructs the common unit (aotr) and line handling unit (TTU) for line control. As a result, the line processing equipment (5l)
ave MPU) controls the line based on the above-mentioned stored program.

前記の通信制御方式においては、回線制御手順に対する
融通性を増し、かつ、回線対応部のメモリ領域を削減す
ることが可能になる。
In the above communication control method, it is possible to increase the flexibility of line control procedures and reduce the memory area of the line handling section.

(7)発明の効果 本発明によれば、ハードウェアを追加することなしで、
回線対応部のメモリの取り換えをせずに各種回線制御手
順に対応することができる通信制御方式を提供すること
ができる。
(7) Effects of the invention According to the present invention, without adding hardware,
It is possible to provide a communication control method that can support various line control procedures without replacing the memory of the line handling section.

【図面の簡単な説明】[Brief explanation of drawings]

図面は、本発明による通信制御方式を示す図である。 (符号の説明) Master MPU S中央処理装置、Ml1MOt
主メモリ、0OUI共通部、T’I’U1回線対応部、
ORO,0R11制御レジスタ、DBRIデータバッフ
ァレジスタ、5laye MPU S回線処理・峠書、
MIM1菖メモリ、T/R1送受信部。
The drawing is a diagram showing a communication control method according to the present invention. (Explanation of symbols) Master MPU S central processing unit, Ml1MOt
Main memory, 0OUI common section, T'I'U1 line support section,
ORO, 0R11 control register, DBRI data buffer register, 5-layer MPU S line processing/pass writing,
MIM1 iris memory, T/R1 transmitting/receiving section.

Claims (1)

【特許請求の範囲】 ?&F(個の回線制御を行なう中央処理装置を有する共
通制御部、および、各回線対応に回線の制御を行なう回
線処理装置、メモリ部、および前記中央処理装置により
制御される制御レジスタを有する回線対応部より構成さ
れる通信制御装置において、 回線の制御に先行して、前記中央処理装置により前記回
線対応部の前記制御レジスタに個有のデータを書き込む
とともに、前記共通制御部と前記回線制御部の間のデー
タ転送路を通して前記回線対応部のメモリ部に前記回線
処理装置の回線制御に必要なプログラムの転送を行ない
、前記1al1%!処理装置は前記中央処理装置により
転送されたプログラムに従って回線の制御を行なうこと
を特徴とする通信制御方式。
[Claims] ? &F (a common control unit that has a central processing unit that controls individual lines, a line processing unit that controls each line for each line, a memory unit, and a control register that is controlled by the central processing unit) In the communication control device, the central processing unit writes unique data to the control register of the line corresponding unit prior to line control, and the common control unit and the line control unit A program necessary for line control of the line processing device is transferred to the memory unit of the line processing unit through a data transfer path between the lines, and the 1al1%! processing unit controls the line according to the program transferred by the central processing unit. A communication control method characterized by performing the following.
JP57231649A 1982-12-29 1982-12-29 Communication control system Pending JPS59123917A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57231649A JPS59123917A (en) 1982-12-29 1982-12-29 Communication control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57231649A JPS59123917A (en) 1982-12-29 1982-12-29 Communication control system

Publications (1)

Publication Number Publication Date
JPS59123917A true JPS59123917A (en) 1984-07-17

Family

ID=16926802

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57231649A Pending JPS59123917A (en) 1982-12-29 1982-12-29 Communication control system

Country Status (1)

Country Link
JP (1) JPS59123917A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5498142A (en) * 1978-01-20 1979-08-02 Toshiba Corp Communication control system
JPS55121536A (en) * 1979-03-13 1980-09-18 Omron Tateisi Electronics Co Communication controller

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5498142A (en) * 1978-01-20 1979-08-02 Toshiba Corp Communication control system
JPS55121536A (en) * 1979-03-13 1980-09-18 Omron Tateisi Electronics Co Communication controller

Similar Documents

Publication Publication Date Title
US6636927B1 (en) Bridge device for transferring data using master-specific prefetch sizes
JPS59123917A (en) Communication control system
JPH01258163A (en) Direct memory access controller
JPH03137756A (en) Information processor
JPS6279557A (en) Direct memory accessing system
JPH04346123A (en) Data transfer device
JPH01175056A (en) Program transfer system
JPS6041145A (en) Disc cache device
JPH07160655A (en) Memory access system
JPH04346150A (en) Data transfer processing system
JPH01142962A (en) Data transfer control system
JPH05282103A (en) Disk array device
JPS60136853A (en) Data transfer system
JPH07244633A (en) Interface device
JPH02214960A (en) Input/output system
JPS62143158A (en) Control method for data transfer by dma controller
JPS60117361A (en) Memory connection system
JPS6378257A (en) Input-output controller
JPH03266160A (en) Dma control system
JPH02304616A (en) File control system
JPS60186955A (en) Dma control system
JPH04199217A (en) Input/output control method
JPS6095671A (en) Common bus buffer controlling system
JPS60231232A (en) Control method of magnetic tape device in multiprocessor
JPS5810228A (en) Input and output processor