JPS59123029A - レジスタ制御方式 - Google Patents

レジスタ制御方式

Info

Publication number
JPS59123029A
JPS59123029A JP22928282A JP22928282A JPS59123029A JP S59123029 A JPS59123029 A JP S59123029A JP 22928282 A JP22928282 A JP 22928282A JP 22928282 A JP22928282 A JP 22928282A JP S59123029 A JPS59123029 A JP S59123029A
Authority
JP
Japan
Prior art keywords
control
data
register
parameters
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22928282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS612983B2 (enExample
Inventor
Makoto Katsuyama
勝山　真
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP22928282A priority Critical patent/JPS59123029A/ja
Publication of JPS59123029A publication Critical patent/JPS59123029A/ja
Publication of JPS612983B2 publication Critical patent/JPS612983B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP22928282A 1982-12-29 1982-12-29 レジスタ制御方式 Granted JPS59123029A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22928282A JPS59123029A (ja) 1982-12-29 1982-12-29 レジスタ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22928282A JPS59123029A (ja) 1982-12-29 1982-12-29 レジスタ制御方式

Publications (2)

Publication Number Publication Date
JPS59123029A true JPS59123029A (ja) 1984-07-16
JPS612983B2 JPS612983B2 (enExample) 1986-01-29

Family

ID=16889670

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22928282A Granted JPS59123029A (ja) 1982-12-29 1982-12-29 レジスタ制御方式

Country Status (1)

Country Link
JP (1) JPS59123029A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01143366U (enExample) * 1988-03-22 1989-10-02

Also Published As

Publication number Publication date
JPS612983B2 (enExample) 1986-01-29

Similar Documents

Publication Publication Date Title
US4685076A (en) Vector processor for processing one vector instruction with a plurality of vector processing units
US5093783A (en) Microcomputer register bank accessing
JPS61139866A (ja) マイクロプロセツサ
US5890220A (en) Address conversion apparatus accessible to both I/O devices and processor and having a reduced number of index buffers
US5559533A (en) Virtual memory hardware cusor and method
JPS59123029A (ja) レジスタ制御方式
EP0660229A1 (en) Method and apparatus for modifying the contents of a register
JPS6282402A (ja) シ−ケンス制御装置
JPS5819953A (ja) マイクロプログラム制御方式
JPS6148174B2 (enExample)
JP2595992B2 (ja) 電子楽器
JPH0424852A (ja) マルチポートアクセス方式
JPH05225044A (ja) メモリ集積回路
JPH0740243B2 (ja) 情報処理装置
JPS62290936A (ja) アドレス制御回路
JPS6318222B2 (enExample)
JPS6289158A (ja) 複数プロセツサによるアドレスバス制御方式
JP2692180B2 (ja) マイクロコンピュータ
KR0164725B1 (ko) 캐쉬 메모리의 영역 분할방법 및 회로
JP2758745B2 (ja) 記憶回路
JPH08339328A (ja) バンクメモリ切換回路
JPS61177545A (ja) 補助プロセサ付きデ−タ処理装置
JPS6039265A (ja) デ−タ転送方式
JPH01169645A (ja) メモリ装置
JPS63225836A (ja) 記憶装置