JPS59109930A - アドレス指定方式 - Google Patents

アドレス指定方式

Info

Publication number
JPS59109930A
JPS59109930A JP22064382A JP22064382A JPS59109930A JP S59109930 A JPS59109930 A JP S59109930A JP 22064382 A JP22064382 A JP 22064382A JP 22064382 A JP22064382 A JP 22064382A JP S59109930 A JPS59109930 A JP S59109930A
Authority
JP
Japan
Prior art keywords
output
input
signal
cell
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22064382A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6132709B2 (enExample
Inventor
Tatsuo Kondo
達夫 近藤
Mamoru Hatakawa
幡川　守
Yasuhisa Masuo
増尾　泰央
Kazuhiko Mitsuo
満尾　一彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP22064382A priority Critical patent/JPS59109930A/ja
Publication of JPS59109930A publication Critical patent/JPS59109930A/ja
Publication of JPS6132709B2 publication Critical patent/JPS6132709B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP22064382A 1982-12-15 1982-12-15 アドレス指定方式 Granted JPS59109930A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22064382A JPS59109930A (ja) 1982-12-15 1982-12-15 アドレス指定方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22064382A JPS59109930A (ja) 1982-12-15 1982-12-15 アドレス指定方式

Publications (2)

Publication Number Publication Date
JPS59109930A true JPS59109930A (ja) 1984-06-25
JPS6132709B2 JPS6132709B2 (enExample) 1986-07-29

Family

ID=16754178

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22064382A Granted JPS59109930A (ja) 1982-12-15 1982-12-15 アドレス指定方式

Country Status (1)

Country Link
JP (1) JPS59109930A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6184762A (ja) * 1984-10-03 1986-04-30 Stanley Electric Co Ltd マルチ制御システム

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50161105A (enExample) * 1974-06-17 1975-12-26
JPS54132142A (en) * 1978-04-05 1979-10-13 Mitsubishi Electric Corp Input/output device identifying system for electronic computer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50161105A (enExample) * 1974-06-17 1975-12-26
JPS54132142A (en) * 1978-04-05 1979-10-13 Mitsubishi Electric Corp Input/output device identifying system for electronic computer system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6184762A (ja) * 1984-10-03 1986-04-30 Stanley Electric Co Ltd マルチ制御システム

Also Published As

Publication number Publication date
JPS6132709B2 (enExample) 1986-07-29

Similar Documents

Publication Publication Date Title
JPH07169260A (ja) 先入先出バッファシステム
US4346441A (en) Random access memory system for extending the memory addressing capacity of a CPU
JP2764908B2 (ja) カスケード・バッファ回路
JPS607812B2 (ja) デ−タバツフアリング装置
JPH04267489A (ja) マイクロコンピュータ
JPS59109930A (ja) アドレス指定方式
EP0493138B1 (en) Memory circuit
JPH03254499A (ja) 半導体記憶装置
JP3199343B2 (ja) フィールドプログラマブルゲートアレイ
JPH01290040A (ja) ディジタル信号切換回路
JPH0352160B2 (enExample)
JP2922963B2 (ja) シーケンスコントローラ
KR920006082B1 (ko) I/o포트를 통한 메모리 팩 인터페이스 로직회로
SU748509A1 (ru) Буферное запоминающее устройство
KR890004805Y1 (ko) 씨디롬(cd-rom) 드라이버의 디지탈 데이터 순서 변환회로
SU1026163A1 (ru) Устройство дл управлени записью и считыванием информации
KR100281548B1 (ko) 선입선출장치
SU936034A1 (ru) Резервированное запоминающее устройство
JPH06251589A (ja) 連想メモリ入出力制御回路
SU1575169A1 (ru) Устройство сортировки битов
SU1023394A1 (ru) Двухканальное запоминающее устройство
JPH04291613A (ja) 活線挿抜可能な回路ユニット
JPS62153841A (ja) 交換レンズの情報出力装置
JPH02183486A (ja) Ｒａｍ制御回路
JPH1063218A (ja) データロード回路