JPS59104846A - Ｃｍｉ符号変換回路 - Google Patents

Ｃｍｉ符号変換回路

Info

Publication number
JPS59104846A
JPS59104846A JP21341182A JP21341182A JPS59104846A JP S59104846 A JPS59104846 A JP S59104846A JP 21341182 A JP21341182 A JP 21341182A JP 21341182 A JP21341182 A JP 21341182A JP S59104846 A JPS59104846 A JP S59104846A
Authority
JP
Japan
Prior art keywords
logic
signal
glitch
binary signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21341182A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0119785B2 (enrdf_load_stackoverflow
Inventor
Kuniharu Hirose
広瀬　邦治
Masayuki Ohama
大濱　雅幸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP21341182A priority Critical patent/JPS59104846A/ja
Publication of JPS59104846A publication Critical patent/JPS59104846A/ja
Publication of JPH0119785B2 publication Critical patent/JPH0119785B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP21341182A 1982-12-07 1982-12-07 Ｃｍｉ符号変換回路 Granted JPS59104846A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21341182A JPS59104846A (ja) 1982-12-07 1982-12-07 Ｃｍｉ符号変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21341182A JPS59104846A (ja) 1982-12-07 1982-12-07 Ｃｍｉ符号変換回路

Publications (2)

Publication Number Publication Date
JPS59104846A true JPS59104846A (ja) 1984-06-16
JPH0119785B2 JPH0119785B2 (enrdf_load_stackoverflow) 1989-04-13

Family

ID=16638780

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21341182A Granted JPS59104846A (ja) 1982-12-07 1982-12-07 Ｃｍｉ符号変換回路

Country Status (1)

Country Link
JP (1) JPS59104846A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6411421A (en) * 1987-07-03 1989-01-17 Fujitsu Ltd Code converting circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6411421A (en) * 1987-07-03 1989-01-17 Fujitsu Ltd Code converting circuit

Also Published As

Publication number Publication date
JPH0119785B2 (enrdf_load_stackoverflow) 1989-04-13

Similar Documents

Publication Publication Date Title
KR880003238A (ko) 클럭 재생 장치
ES8800542A1 (es) Aparato para decodificar una informacion numerica de codigo nrzi
CN108156557B (zh) 数字音频接口的时钟及数据回复电路及回复方法
JPS59104846A (ja) Ｃｍｉ符号変換回路
ES8103897A1 (es) Un metodo para desmodular una senal de datos de dos niveles codificada en cuatro fases,y receptor correspondiente
ATE14058T1 (de) Digitales nachrichtenuebertragungssystem.
EP0695065A3 (en) Decoding circuit for bi-phase BPSK signal
JPS6070840A (ja) 同期パタ−ン
KR910013751A (ko) Nrz/cmi(ii) 부호 변환장치
Turner et al. Some considerations relating to the performance of variable-information-rate-source to constant-transmission-rate schemes of data compression
KR950004542Y1 (ko) 서브코드 인터페이스 회로
JPS6324581B2 (enrdf_load_stackoverflow)
JPS62114344A (ja) 時分割多重化符号方式
JP3088433B2 (ja) Ｍｓｋ復調装置
JPS5723346A (en) Code approving circuit
JPS58168389A (ja) 画像符号化装置
JPS61121617A (ja) Ｃｍｉ復号化回路
KR900015450A (ko) 디지털 위상 동기회로
JPH02274032A (ja) 映像信号周波数伝送方法
JPH03270323A (ja) Ｃｍｉ符号変換回路
JPS59132253A (ja) 正弦交流波の半波又は周期の振幅値による信号符号化情報伝送方式
KR970056528A (ko) 아날로그 버스/i^2c 버스 프로토콜 변환기
JPH03149931A (ja) 並列信号間位相同期回路
JPS6320919A (ja) スプリツトフエ−ズ符号化回路
JPS59181862A (ja) Ｎｒｚｉ復号器