JPS5899836A - エンコ−ダ回路 - Google Patents
エンコ−ダ回路Info
- Publication number
- JPS5899836A JPS5899836A JP19892681A JP19892681A JPS5899836A JP S5899836 A JPS5899836 A JP S5899836A JP 19892681 A JP19892681 A JP 19892681A JP 19892681 A JP19892681 A JP 19892681A JP S5899836 A JPS5899836 A JP S5899836A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- data
- output
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/001—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used
- H03M7/005—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19892681A JPS5899836A (ja) | 1981-12-10 | 1981-12-10 | エンコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19892681A JPS5899836A (ja) | 1981-12-10 | 1981-12-10 | エンコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5899836A true JPS5899836A (ja) | 1983-06-14 |
| JPS6127769B2 JPS6127769B2 (enExample) | 1986-06-27 |
Family
ID=16399255
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19892681A Granted JPS5899836A (ja) | 1981-12-10 | 1981-12-10 | エンコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5899836A (enExample) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61229121A (ja) * | 1985-04-03 | 1986-10-13 | Nec Corp | 先行壱検出回路 |
| JPS63244246A (ja) * | 1987-03-31 | 1988-10-11 | Toshiba Corp | ラツプアラウンド検出装置 |
| JPH01180626A (ja) * | 1988-01-12 | 1989-07-18 | Mitsubishi Electric Corp | 優先順位分解器 |
| US11793260B2 (en) | 2020-08-07 | 2023-10-24 | Sata Gmbh & Co. Kg | Skull mounting system for headgear, respiratory hood with headgear and method for fastening of headgear |
-
1981
- 1981-12-10 JP JP19892681A patent/JPS5899836A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61229121A (ja) * | 1985-04-03 | 1986-10-13 | Nec Corp | 先行壱検出回路 |
| JPS63244246A (ja) * | 1987-03-31 | 1988-10-11 | Toshiba Corp | ラツプアラウンド検出装置 |
| JPH01180626A (ja) * | 1988-01-12 | 1989-07-18 | Mitsubishi Electric Corp | 優先順位分解器 |
| US11793260B2 (en) | 2020-08-07 | 2023-10-24 | Sata Gmbh & Co. Kg | Skull mounting system for headgear, respiratory hood with headgear and method for fastening of headgear |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6127769B2 (enExample) | 1986-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5899836A (ja) | エンコ−ダ回路 | |
| US4142242A (en) | Multiplier accumulator | |
| US4903005A (en) | Comparator circuit | |
| US5654707A (en) | Parallel-to-serial data conversion circuit | |
| SU732864A1 (ru) | Сумматор кодов фибоначчи | |
| JPS6126088B2 (enExample) | ||
| KR102182299B1 (ko) | 시프트 연산 장치 및 그의 동작 방법 | |
| US6654776B1 (en) | Method and apparatus for computing parallel leading zero count with offset | |
| JPH056263A (ja) | 加算器およびその加算器を用いた絶対値演算回路 | |
| SU1238056A1 (ru) | Устройство дл сравнени @ -разр дных двоичных чисел | |
| KR0147433B1 (ko) | 병렬식 리딩-원 검출장치 | |
| JP2705162B2 (ja) | 演算処理装置 | |
| SU739523A1 (ru) | Устройство дл преобразовани двоично-дес тичных чисел в двоичные | |
| WO1982002265A1 (en) | Prime or relatively prime radix data processing system | |
| JPH0324619A (ja) | 2進負数表示変換器 | |
| SU1141402A1 (ru) | Матричное устройство дл делени | |
| JP3335653B2 (ja) | 零検出回路 | |
| SU610110A1 (ru) | Устройство дл определени достоверности информации | |
| SU1442988A1 (ru) | Комбинационный сумматор | |
| SU922726A1 (ru) | Конвейерное устройство дл одновременного выполнени арифметических операций над множеством чисел | |
| JPH0779247B2 (ja) | デコ−ド回路 | |
| JPS623326A (ja) | 比較回路 | |
| JPS6160126A (ja) | シフト制御回路 | |
| JPH0123049B2 (enExample) | ||
| JPH0318926A (ja) | 演算回路 |