JPS6127769B2 - - Google Patents
Info
- Publication number
- JPS6127769B2 JPS6127769B2 JP19892681A JP19892681A JPS6127769B2 JP S6127769 B2 JPS6127769 B2 JP S6127769B2 JP 19892681 A JP19892681 A JP 19892681A JP 19892681 A JP19892681 A JP 19892681A JP S6127769 B2 JPS6127769 B2 JP S6127769B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- data
- output
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/001—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used
- H03M7/005—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19892681A JPS5899836A (ja) | 1981-12-10 | 1981-12-10 | エンコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19892681A JPS5899836A (ja) | 1981-12-10 | 1981-12-10 | エンコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5899836A JPS5899836A (ja) | 1983-06-14 |
| JPS6127769B2 true JPS6127769B2 (enExample) | 1986-06-27 |
Family
ID=16399255
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19892681A Granted JPS5899836A (ja) | 1981-12-10 | 1981-12-10 | エンコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5899836A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61229121A (ja) * | 1985-04-03 | 1986-10-13 | Nec Corp | 先行壱検出回路 |
| JPS63244246A (ja) * | 1987-03-31 | 1988-10-11 | Toshiba Corp | ラツプアラウンド検出装置 |
| JPH01180626A (ja) * | 1988-01-12 | 1989-07-18 | Mitsubishi Electric Corp | 優先順位分解器 |
| DE102020120950A1 (de) | 2020-08-07 | 2022-02-10 | Sata Gmbh & Co. Kg | Kopfaufhängung für eine Kopfbedeckung, Atemschutzhaube mit einer Kopfbedeckung und Verfahren zum Befestigen einer Kopfbedeckung |
-
1981
- 1981-12-10 JP JP19892681A patent/JPS5899836A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5899836A (ja) | 1983-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5016210A (en) | Binary division of signed operands | |
| US5231415A (en) | Booth's multiplying circuit | |
| US4591825A (en) | Analog-to-digital-converter and related encoding technique | |
| US4623872A (en) | Circuit for CSD-coding of a binary number represented in two's complement | |
| JPS6127769B2 (enExample) | ||
| EP0467524B1 (en) | Lookahead adder | |
| US5636156A (en) | Adder with improved carry lookahead structure | |
| US4954978A (en) | Priority order decomposing apparatus | |
| JPS6126088B2 (enExample) | ||
| JPS6230451B2 (enExample) | ||
| US4159529A (en) | Fibonacci code adder | |
| US5148388A (en) | 7 to 3 counter circuit | |
| KR102182299B1 (ko) | 시프트 연산 장치 및 그의 동작 방법 | |
| JPH08147142A (ja) | プライオリティ検出用カウンタ装置 | |
| SU817700A1 (ru) | Устройство дл суммировани ОдНОРАзР дНыХ дВОичНыХ чиСЕл | |
| SU696450A1 (ru) | Устройство дл сложени в избыточной двоичной системе счислени | |
| SU830371A1 (ru) | Преобразователь двоичного кодаВ дЕС ТичНый | |
| SU1522403A1 (ru) | Преобразователь перемещени в код | |
| SU466507A1 (ru) | Устройство дл преобразовани правильной двоично-дес тичной дроби в двоичную дробь | |
| JP2513021B2 (ja) | 符号付きディジット数正負判定回路 | |
| KR0147433B1 (ko) | 병렬식 리딩-원 검출장치 | |
| SU1238056A1 (ru) | Устройство дл сравнени @ -разр дных двоичных чисел | |
| SU1401456A1 (ru) | Цифровое устройство дл вычислени логарифма числа | |
| RU1837279C (ru) | Сумматор кодов с иррациональным основанием | |
| US4933894A (en) | Circuit and method for adding binary numbers with a difference of one or less |