JPS5880187A - 同時アクセスメモリセル - Google Patents
同時アクセスメモリセルInfo
- Publication number
- JPS5880187A JPS5880187A JP56177094A JP17709481A JPS5880187A JP S5880187 A JPS5880187 A JP S5880187A JP 56177094 A JP56177094 A JP 56177094A JP 17709481 A JP17709481 A JP 17709481A JP S5880187 A JPS5880187 A JP S5880187A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- memory cell
- series
- circuit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56177094A JPS5880187A (ja) | 1981-11-06 | 1981-11-06 | 同時アクセスメモリセル |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56177094A JPS5880187A (ja) | 1981-11-06 | 1981-11-06 | 同時アクセスメモリセル |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5880187A true JPS5880187A (ja) | 1983-05-14 |
| JPS6120080B2 JPS6120080B2 (enExample) | 1986-05-20 |
Family
ID=16025022
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56177094A Granted JPS5880187A (ja) | 1981-11-06 | 1981-11-06 | 同時アクセスメモリセル |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5880187A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6412300U (enExample) * | 1987-07-06 | 1989-01-23 |
-
1981
- 1981-11-06 JP JP56177094A patent/JPS5880187A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6412300U (enExample) * | 1987-07-06 | 1989-01-23 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6120080B2 (enExample) | 1986-05-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5216636A (en) | Cmos memory cell | |
| KR970006598B1 (ko) | 반도체 기억장치 | |
| JPH0734311B2 (ja) | メモリセル | |
| JPS63200391A (ja) | スタテイツク型半導体メモリ | |
| US4667310A (en) | Large scale circuit device containing simultaneously accessible memory cells | |
| JP2747223B2 (ja) | 半導体集積回路 | |
| JP3581244B2 (ja) | 半導体記憶装置及びそのアクセス方法 | |
| JPH056696A (ja) | 半導体記憶装置 | |
| WO1984003377A1 (en) | A cmos multiport general purpose register | |
| JP3067866B2 (ja) | 半導体記憶装置 | |
| US6504788B1 (en) | Semiconductor memory with improved soft error resistance | |
| JPS5894187A (ja) | 半導体記憶装置 | |
| JP2603145B2 (ja) | 半導体集積回路装置 | |
| JPS5880187A (ja) | 同時アクセスメモリセル | |
| KR910019057A (ko) | 반도체 메모리 장치 | |
| US6219296B1 (en) | Multiport memory cell having a reduced number of write wordlines | |
| US6816430B2 (en) | Device for storage of multiport data, particularly for an arithmetic and logic unit of a digital signal processing processor | |
| JP3579068B2 (ja) | 論理回路 | |
| JP2720104B2 (ja) | 半導体集積回路装置のメモリセル回路 | |
| JP5617679B2 (ja) | 半導体記憶装置 | |
| KR100269288B1 (ko) | 메모리테스트용데이터발생회로 | |
| JPS6255240B2 (enExample) | ||
| JP2791518B2 (ja) | メモリセル回路 | |
| JPH0499064A (ja) | ゲートアレイの基本セル | |
| JP2598424B2 (ja) | 半導体集積回路 |