JPS6120080B2 - - Google Patents

Info

Publication number
JPS6120080B2
JPS6120080B2 JP56177094A JP17709481A JPS6120080B2 JP S6120080 B2 JPS6120080 B2 JP S6120080B2 JP 56177094 A JP56177094 A JP 56177094A JP 17709481 A JP17709481 A JP 17709481A JP S6120080 B2 JPS6120080 B2 JP S6120080B2
Authority
JP
Japan
Prior art keywords
terminal
data
memory cell
series
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56177094A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5880187A (ja
Inventor
Keisuke Nakajima
Shigeo Kuboki
Yoji Nishio
Michihiro Ikeda
Nagaharu Hamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Industry and Control Solutions Co Ltd
Original Assignee
Hitachi Engineering Co Ltd Ibaraki
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd Ibaraki, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd Ibaraki
Priority to JP56177094A priority Critical patent/JPS5880187A/ja
Publication of JPS5880187A publication Critical patent/JPS5880187A/ja
Publication of JPS6120080B2 publication Critical patent/JPS6120080B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
JP56177094A 1981-11-06 1981-11-06 同時アクセスメモリセル Granted JPS5880187A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56177094A JPS5880187A (ja) 1981-11-06 1981-11-06 同時アクセスメモリセル

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56177094A JPS5880187A (ja) 1981-11-06 1981-11-06 同時アクセスメモリセル

Publications (2)

Publication Number Publication Date
JPS5880187A JPS5880187A (ja) 1983-05-14
JPS6120080B2 true JPS6120080B2 (enExample) 1986-05-20

Family

ID=16025022

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56177094A Granted JPS5880187A (ja) 1981-11-06 1981-11-06 同時アクセスメモリセル

Country Status (1)

Country Link
JP (1) JPS5880187A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6412300U (enExample) * 1987-07-06 1989-01-23

Also Published As

Publication number Publication date
JPS5880187A (ja) 1983-05-14

Similar Documents

Publication Publication Date Title
US6516382B2 (en) Memory device balanced switching circuit and method of controlling an array of transfer gates for fast switching times
JPS63200391A (ja) スタテイツク型半導体メモリ
JPH0734311B2 (ja) メモリセル
US5384734A (en) Multiport memory device and an operation method thereof
EP0533331A2 (en) Memory cell
US4667310A (en) Large scale circuit device containing simultaneously accessible memory cells
US5229971A (en) Semiconductor memory device
JP3153568B2 (ja) マルチポートｒａｍ用メモリセル及びマルチポートｒａｍ
JPH0670778B2 (ja) メモリ・システム
US6219283B1 (en) Memory device with local write data latches
US6256681B1 (en) Data buffer for programmable memory
JP3067866B2 (ja) 半導体記憶装置
US5986955A (en) Method and apparatus for hiding data path equilibration time
US6104642A (en) Method and apparatus for 1 of 4 register file design
KR910019057A (ko) 반도체 메모리 장치
JPS5894187A (ja) 半導体記憶装置
JPS6120080B2 (enExample)
US6499089B1 (en) Method, architecture and circuitry for independently configuring a multiple array memory device
JPS62287498A (ja) 半導体記憶装置
US6816430B2 (en) Device for storage of multiport data, particularly for an arithmetic and logic unit of a digital signal processing processor
US6516392B1 (en) Address and data transfer circuit
KR0145889B1 (ko) 공통 비트 라인의 접속 구조를 갖는 메모리 셀 어레이 및 반도체 메모리 장치
JP2866268B2 (ja) ゲートアレイ方式半導体集積回路装置
JPS6118832B2 (enExample)
JP2991399B2 (ja) ゲートアレイ半導体装置