JPS585026A - 半導体集積回路 - Google Patents
半導体集積回路Info
- Publication number
- JPS585026A JPS585026A JP56102745A JP10274581A JPS585026A JP S585026 A JPS585026 A JP S585026A JP 56102745 A JP56102745 A JP 56102745A JP 10274581 A JP10274581 A JP 10274581A JP S585026 A JPS585026 A JP S585026A
- Authority
- JP
- Japan
- Prior art keywords
- reset
- signal
- circuit
- terminal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 26
- 238000001514 detection method Methods 0.000 claims abstract description 30
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims abstract description 17
- 238000010586 diagram Methods 0.000 description 5
- 230000002159 abnormal effect Effects 0.000 description 4
- 230000007257 malfunction Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 201000005569 Gout Diseases 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Electronic Switches (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56102745A JPS585026A (ja) | 1981-07-01 | 1981-07-01 | 半導体集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56102745A JPS585026A (ja) | 1981-07-01 | 1981-07-01 | 半導体集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS585026A true JPS585026A (ja) | 1983-01-12 |
JPS6261172B2 JPS6261172B2 (enrdf_load_stackoverflow) | 1987-12-19 |
Family
ID=14335759
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56102745A Granted JPS585026A (ja) | 1981-07-01 | 1981-07-01 | 半導体集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS585026A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61229113A (ja) * | 1985-04-03 | 1986-10-13 | Nec Corp | タイミング信号発生回路 |
JPS62130023A (ja) * | 1985-12-02 | 1987-06-12 | Matsushita Electric Ind Co Ltd | 論理回路の初期化方法 |
JP2010192590A (ja) * | 2009-02-17 | 2010-09-02 | Fujitsu Semiconductor Ltd | 多電源システム、半導体集積回路、及び電源制御回路 |
-
1981
- 1981-07-01 JP JP56102745A patent/JPS585026A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61229113A (ja) * | 1985-04-03 | 1986-10-13 | Nec Corp | タイミング信号発生回路 |
JPS62130023A (ja) * | 1985-12-02 | 1987-06-12 | Matsushita Electric Ind Co Ltd | 論理回路の初期化方法 |
JP2010192590A (ja) * | 2009-02-17 | 2010-09-02 | Fujitsu Semiconductor Ltd | 多電源システム、半導体集積回路、及び電源制御回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS6261172B2 (enrdf_load_stackoverflow) | 1987-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8487673B2 (en) | Power-on-reset circuitry | |
US4296338A (en) | Power on and low voltage reset circuit | |
JPS585026A (ja) | 半導体集積回路 | |
JPS60140834A (ja) | テスト回路内蔵型半導体集積回路 | |
US20070216395A1 (en) | Method and Circuit Arrangement for the Self-Testing of a Reference Voltage in Electronic Components | |
US4506212A (en) | Method and apparatus for testing integrated circuits using AC test input and comparison of resulting frequency spectrum outputs | |
KR100895138B1 (ko) | 지연 회로 | |
JP5262981B2 (ja) | ラッチ装置及びラッチ方法 | |
EP0418521A2 (en) | Testable latch self checker | |
US6690152B2 (en) | Acceleration of automatic test | |
JP4255343B2 (ja) | 半導体装置内で生成した遅延時間検査回路を有する半導体装置 | |
JPH10253710A (ja) | 半導体装置及びその測定方法 | |
JP3085806B2 (ja) | Cmos型半導体集積回路装置 | |
KR100500947B1 (ko) | 전압 감지 장치 | |
GB2058366A (en) | Improvements in or Relating to the Testing of Integrated Circuits | |
US5130575A (en) | Testable latch self checker | |
JP2908536B2 (ja) | 半導体回路シミュレーション装置 | |
JPH04145721A (ja) | 半導体集積回路装置 | |
JPH03229314A (ja) | 電力用半導体装置 | |
RU2010363C1 (ru) | Устройство для контроля постоянной памяти | |
JPS62261976A (ja) | テスト入力回路 | |
JPH0329873A (ja) | モード設定回路 | |
JPH05190680A (ja) | 半導体装置の試験信号発生回路 | |
JPS63307372A (ja) | 混成集積回路 | |
JPH06202898A (ja) | テストモード回路を備えた半導体集積回路 |