JPS584465A - アドレス制御方式 - Google Patents
アドレス制御方式Info
- Publication number
- JPS584465A JPS584465A JP56102847A JP10284781A JPS584465A JP S584465 A JPS584465 A JP S584465A JP 56102847 A JP56102847 A JP 56102847A JP 10284781 A JP10284781 A JP 10284781A JP S584465 A JPS584465 A JP S584465A
- Authority
- JP
- Japan
- Prior art keywords
- area
- memory
- output
- input
- data storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56102847A JPS584465A (ja) | 1981-06-30 | 1981-06-30 | アドレス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56102847A JPS584465A (ja) | 1981-06-30 | 1981-06-30 | アドレス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS584465A true JPS584465A (ja) | 1983-01-11 |
| JPS6227423B2 JPS6227423B2 (enrdf_load_stackoverflow) | 1987-06-15 |
Family
ID=14338335
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56102847A Granted JPS584465A (ja) | 1981-06-30 | 1981-06-30 | アドレス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS584465A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61273656A (ja) * | 1985-05-30 | 1986-12-03 | Fujitsu Ltd | デ−タ転送制御方式 |
-
1981
- 1981-06-30 JP JP56102847A patent/JPS584465A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61273656A (ja) * | 1985-05-30 | 1986-12-03 | Fujitsu Ltd | デ−タ転送制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6227423B2 (enrdf_load_stackoverflow) | 1987-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01124031A (ja) | マイクロ・コンピュータ | |
| US4985826A (en) | Method and device to execute two instruction sequences in an order determined in advance | |
| JPS584465A (ja) | アドレス制御方式 | |
| JPS5914775B2 (ja) | 共通メモリロツク方式 | |
| JPH09325935A (ja) | バス切り換え回路 | |
| RU2020563C1 (ru) | Устройство для распределения данных при параллельном копировании информации | |
| JPH01290040A (ja) | ディジタル信号切換回路 | |
| JPS59116866A (ja) | 計算機システムの記憶装置 | |
| JPH0256644A (ja) | マイクロプロセッサ用デバッグ装置 | |
| JP2768677B2 (ja) | シングルチップマイクロコンピュータのテスト制御回路 | |
| JPS6126700B2 (enrdf_load_stackoverflow) | ||
| JPH0833838B2 (ja) | コンピユ−タシステム | |
| JPH0827761B2 (ja) | 二重化メモリの両系同時書込方法 | |
| JPS62151942A (ja) | タスク切換え方式 | |
| JPS6220057A (ja) | Ioパネル制御回路 | |
| JPH04260144A (ja) | バンク切替方式のメモリアクセス方法 | |
| JPS6398052A (ja) | 記憶装置 | |
| JPH03182949A (ja) | 計算機システムにおける主記憶装置の診断方式 | |
| JPS62243038A (ja) | プログラムの評価装置 | |
| JPS63129439A (ja) | 外部記憶装置 | |
| JPH04162150A (ja) | ウォッチドッグタイマ制御回路 | |
| JPS63201839A (ja) | 論理シミユレ−シヨン装置 | |
| JPS645342B2 (enrdf_load_stackoverflow) | ||
| JPH0727476B2 (ja) | マイクロコンピュータのプログラム評価装置 | |
| JPS645343B2 (enrdf_load_stackoverflow) |