JPS5839647U - Interrupt generation circuit - Google Patents
Interrupt generation circuitInfo
- Publication number
- JPS5839647U JPS5839647U JP13418381U JP13418381U JPS5839647U JP S5839647 U JPS5839647 U JP S5839647U JP 13418381 U JP13418381 U JP 13418381U JP 13418381 U JP13418381 U JP 13418381U JP S5839647 U JPS5839647 U JP S5839647U
- Authority
- JP
- Japan
- Prior art keywords
- generation circuit
- instruction code
- interrupt generation
- storage device
- interrupt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
図は本考案の構成例を示す図である。
１・・・ＣＰＵ、２・・・メモリ、３・・・リードオン
リメモリＲＯＭ、４・・・アドレスバス、５・・・デー
タバス、６．７．８・・・ライン。The figure is a diagram showing an example of the configuration of the present invention. 1... CPU, 2... Memory, 3... Read only memory ROM, 4... Address bus, 5... Data bus, 6.7.8... Line.
Claims (3)
ス信号とし未定義の命令コードに対応するアドレスに特
定の信号を記憶した記憶装置を具え、中央処理装置に読
み込まれる命令コードが未定義の命令コードであるとき
、前記記憶装置から特定の信号をエラー割込み信号とし
て発生するようにしたことを特徴とする割込み発生回路
。(1) The instruction code read into the central processing unit is an address signal, and the instruction code read into the central processing unit is an undefined instruction code. An interrupt generation circuit characterized in that, when , a specific signal is generated from the storage device as an error interrupt signal.
のみ動作可能となることを特徴とする実用新案登録請求
の範囲第１項記載の割込み発生回路。(2) The interrupt generating circuit according to claim 1, wherein the storage device is operable only during an instruction code read cycle.
用新案登録請求の範囲第１項記載の割込み発生回路。(3) The interrupt generation circuit according to claim 1, wherein the storage device is a read-only memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13418381U JPS5839647U (en) | 1981-09-11 | 1981-09-11 | Interrupt generation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13418381U JPS5839647U (en) | 1981-09-11 | 1981-09-11 | Interrupt generation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5839647U true JPS5839647U (en) | 1983-03-15 |
Family
ID=29927616
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13418381U Pending JPS5839647U (en) | 1981-09-11 | 1981-09-11 | Interrupt generation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5839647U (en) |
-
1981
- 1981-09-11 JP JP13418381U patent/JPS5839647U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5839647U (en) | Interrupt generation circuit | |
| JPS59164092U (en) | Waveform data generator | |
| JPS5851333U (en) | Program processing device | |
| JPS6356449U (en) | ||
| JPS59104247U (en) | Instruction code fetch circuit | |
| JPS6030051U (en) | PCM data generation circuit | |
| JPS5920351U (en) | Adder circuit in microcomputer | |
| JPS6095652U (en) | microcomputer device | |
| JPS59138928U (en) | process output circuit | |
| JPS60116543U (en) | read-only storage | |
| JPS6044139U (en) | microcomputer | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS59118200U (en) | bubble memory device | |
| JPS6082344U (en) | memory circuit | |
| JPS59187844U (en) | data transfer circuit | |
| JPS6399948U (en) | ||
| JPS5856400U (en) | semiconductor equipment | |
| JPS5810142U (en) | central processing unit | |
| JPH0289556U (en) | ||
| JPS5828341U (en) | Computer program execution confirmation device | |
| JPS6339754U (en) | ||
| JPS63168549U (en) | ||
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS58140599U (en) | Dynamic random access memory control circuit | |
| JPS5851363U (en) | Integrated circuit for microcomputer |