JPS583013A - チヤネル制御方式 - Google Patents

チヤネル制御方式

Info

Publication number
JPS583013A
JPS583013A JP56101493A JP10149381A JPS583013A JP S583013 A JPS583013 A JP S583013A JP 56101493 A JP56101493 A JP 56101493A JP 10149381 A JP10149381 A JP 10149381A JP S583013 A JPS583013 A JP S583013A
Authority
JP
Japan
Prior art keywords
input
channel
interrupt
output
system reset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56101493A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6148185B2 (enrdf_load_stackoverflow
Inventor
Masato Tsuru
津留 眞人
Yoshiaki Matsubara
由明 松原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56101493A priority Critical patent/JPS583013A/ja
Publication of JPS583013A publication Critical patent/JPS583013A/ja
Publication of JPS6148185B2 publication Critical patent/JPS6148185B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP56101493A 1981-06-30 1981-06-30 チヤネル制御方式 Granted JPS583013A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56101493A JPS583013A (ja) 1981-06-30 1981-06-30 チヤネル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56101493A JPS583013A (ja) 1981-06-30 1981-06-30 チヤネル制御方式

Publications (2)

Publication Number Publication Date
JPS583013A true JPS583013A (ja) 1983-01-08
JPS6148185B2 JPS6148185B2 (enrdf_load_stackoverflow) 1986-10-23

Family

ID=14302187

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56101493A Granted JPS583013A (ja) 1981-06-30 1981-06-30 チヤネル制御方式

Country Status (1)

Country Link
JP (1) JPS583013A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61202257A (ja) * 1985-03-05 1986-09-08 Fujitsu Ltd チヤネル初期化制御方式
JPS6273913U (enrdf_load_stackoverflow) * 1985-10-25 1987-05-12

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61202257A (ja) * 1985-03-05 1986-09-08 Fujitsu Ltd チヤネル初期化制御方式
JPS6273913U (enrdf_load_stackoverflow) * 1985-10-25 1987-05-12

Also Published As

Publication number Publication date
JPS6148185B2 (enrdf_load_stackoverflow) 1986-10-23

Similar Documents

Publication Publication Date Title
JPS583013A (ja) チヤネル制御方式
JPS5953952A (ja) 自己診断装置
JPS59158425A (ja) 入出力機器の制御方式
JPS5941214B2 (ja) 状態監視方式
JP2504754B2 (ja) 中央処理装置
JPS599927B2 (ja) デ−タ転送制御方式
JP2524620B2 (ja) 入出力制御方法
JPS6332642A (ja) 情報処理装置
JPS6052454B2 (ja) 制御回路
JPS60204034A (ja) 制御記憶装置の書換え制御方式
JPS61211746A (ja) プログラム実行制御方式
JPH0219493B2 (enrdf_load_stackoverflow)
JPS59178693A (ja) メモリ読み出し方式
JPH01134538A (ja) 自己診断方式
JPS58169614A (ja) バス制御方式
JPS593608A (ja) チヤネル・プログラムストレ−ジ・エラ−処理方式
JPS6310247A (ja) トレ−ス回路
JPH0831030B2 (ja) システムインスト−ル方法
JPS63159943A (ja) フアイルリカバリ機能付デ−タ処理システム
JPH01255932A (ja) 命令処理装置
JPS62222338A (ja) マイクロブレ−クポイント制御方法
JPS599756A (ja) マイクロプログラム制御装置
JPS59225459A (ja) デ−タ処理装置
JPH01237956A (ja) ディスク記憶システム
JPS6220582B2 (enrdf_load_stackoverflow)