JPS5827226A - 遅延ｗｒｉｔｅ同期方式 - Google Patents

遅延ｗｒｉｔｅ同期方式

Info

Publication number
JPS5827226A
JPS5827226A JP56124594A JP12459481A JPS5827226A JP S5827226 A JPS5827226 A JP S5827226A JP 56124594 A JP56124594 A JP 56124594A JP 12459481 A JP12459481 A JP 12459481A JP S5827226 A JPS5827226 A JP S5827226A
Authority
JP
Japan
Prior art keywords
execution program
processing
hardware
output
execution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56124594A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0226246B2 (enExample
Inventor
Shigeji Sugimoto
杉本　茂治
Yasuko Koyama
小山　やす子
Nobuhiro Naka
名嘉　信浩
Miyoko Takahashi
美代子 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56124594A priority Critical patent/JPS5827226A/ja
Publication of JPS5827226A publication Critical patent/JPS5827226A/ja
Publication of JPH0226246B2 publication Critical patent/JPH0226246B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP56124594A 1981-08-08 1981-08-08 遅延ｗｒｉｔｅ同期方式 Granted JPS5827226A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56124594A JPS5827226A (ja) 1981-08-08 1981-08-08 遅延ｗｒｉｔｅ同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56124594A JPS5827226A (ja) 1981-08-08 1981-08-08 遅延ｗｒｉｔｅ同期方式

Publications (2)

Publication Number Publication Date
JPS5827226A true JPS5827226A (ja) 1983-02-17
JPH0226246B2 JPH0226246B2 (enExample) 1990-06-08

Family

ID=14889312

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56124594A Granted JPS5827226A (ja) 1981-08-08 1981-08-08 遅延ｗｒｉｔｅ同期方式

Country Status (1)

Country Link
JP (1) JPS5827226A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05235154A (ja) * 1992-02-24 1993-09-10 Mitsubishi Electric Corp ウエハ把持装置

Also Published As

Publication number Publication date
JPH0226246B2 (enExample) 1990-06-08

Similar Documents

Publication Publication Date Title
JPS5932045A (ja) 情報処理装置
JPH0496163A (ja) Ｄｍａコントローラ
JPS5827226A (ja) 遅延ｗｒｉｔｅ同期方式
JP2541780B2 (ja) ミラ―リング磁気ディスク装置
JP2814683B2 (ja) 命令処理装置
JPH07244588A (ja) データ処理装置
JPH04288625A (ja) マイクロコンピュータ
JPH0417530B2 (enExample)
JPH0433130A (ja) マルチチップ構成方法
JPH04302346A (ja) マルチプロセッサシステム
JPH0566755U (ja) Ｄｍａ処理装置
JPH0264815A (ja) ディスクキャッシュ制御方式
JPS61165136A (ja) バツフアアクセス要求制御方式
JPS6239790B2 (enExample)
JPS59105148A (ja) マイクロプログラム制御方式の中央処理装置
JPS63120336A (ja) メモリアクセスモ−ド切替え方式
JPS62138933A (ja) 割込み制御方式
JPH0477946A (ja) 入出力チャネルプログラム実行方式
JPH04225430A (ja) ストリーム型言語におけるバッファリング方式
JPH0449424A (ja) 命令制御方式
JPS60178544A (ja) プログラムエラ−処理方式
JPH02103635A (ja) ディジタルシステム
JPH03269752A (ja) 情報処理システム及びそれに使用される入出力制御装置
JPH06103105A (ja) タスク間共有ルーチン同時デバッグ処理装置
JPH02259838A (ja) プロセッサシステム