JPS58215841A - フレ−ム同期方式 - Google Patents

フレ−ム同期方式

Info

Publication number
JPS58215841A
JPS58215841A JP57099704A JP9970482A JPS58215841A JP S58215841 A JPS58215841 A JP S58215841A JP 57099704 A JP57099704 A JP 57099704A JP 9970482 A JP9970482 A JP 9970482A JP S58215841 A JPS58215841 A JP S58215841A
Authority
JP
Japan
Prior art keywords
state
frame
pulse
hunting
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57099704A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0472423B2 (enrdf_load_stackoverflow
Inventor
Botaro Hirosaki
廣崎 膨太郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57099704A priority Critical patent/JPS58215841A/ja
Priority to US06/501,729 priority patent/US4541104A/en
Priority to CA000430005A priority patent/CA1195007A/en
Priority to DE8383105664T priority patent/DE3374749D1/de
Priority to EP83105664A priority patent/EP0096854B1/en
Publication of JPS58215841A publication Critical patent/JPS58215841A/ja
Publication of JPH0472423B2 publication Critical patent/JPH0472423B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0602Systems characterised by the synchronising information used
    • H04J3/0605Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57099704A 1982-06-10 1982-06-10 フレ−ム同期方式 Granted JPS58215841A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP57099704A JPS58215841A (ja) 1982-06-10 1982-06-10 フレ−ム同期方式
US06/501,729 US4541104A (en) 1982-06-10 1983-06-06 Framing circuit for digital system
CA000430005A CA1195007A (en) 1982-06-10 1983-06-09 Framing system
DE8383105664T DE3374749D1 (en) 1982-06-10 1983-06-09 Framing system
EP83105664A EP0096854B1 (en) 1982-06-10 1983-06-09 Framing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57099704A JPS58215841A (ja) 1982-06-10 1982-06-10 フレ−ム同期方式

Publications (2)

Publication Number Publication Date
JPS58215841A true JPS58215841A (ja) 1983-12-15
JPH0472423B2 JPH0472423B2 (enrdf_load_stackoverflow) 1992-11-18

Family

ID=14254443

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57099704A Granted JPS58215841A (ja) 1982-06-10 1982-06-10 フレ−ム同期方式

Country Status (1)

Country Link
JP (1) JPS58215841A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0472423B2 (enrdf_load_stackoverflow) 1992-11-18

Similar Documents

Publication Publication Date Title
EP0096854B1 (en) Framing system
CA1167185A (en) Frame resynchronization circuit for digital receiver
JP2747077B2 (ja) フレーム同期回路
JP2578334B2 (ja) デイジタル伝送方式
US4214124A (en) Method and device for extracting a synchronizing signal from an incoming PCM signal
EP0258702B1 (en) Method and apparatus for linear feedback sequence detection with error correction
EP0451767B1 (en) Frame synchronization stabilizer
US3938086A (en) Circuit arrangement for correcting slip errors in pcm receivers
JP2861932B2 (ja) バーストフレーム位相同期回路
US4680765A (en) Autosync circuit for error correcting block decoders
US4087681A (en) Asynchronous to synchronous converter
JPS58215841A (ja) フレ−ム同期方式
JP2716392B2 (ja) フレーム同期回路
US6307904B1 (en) Clock recovery circuit
JPS585543B2 (ja) フレ−ム同期装置
JPH0630479B2 (ja) フレ−ム同期方式
JPH06164572A (ja) フレーム同期回路およびフレーム同期方法
JPH09149015A (ja) クロック位相調整回路
JP3163399B2 (ja) 並列形フレーム同期回路
JPH0221183B2 (enrdf_load_stackoverflow)
JPS60183837A (ja) フレ−ム同期方式
JPS63133731A (ja) フレ−ム同期回路
JPH04158645A (ja) フレーム同期回路
JPS58215842A (ja) ハンチング加速形フレ−ム同期方式
JPH05336101A (ja) デ−タ伝送におけるフレ−ム同期方法