JPS5821300B2 - デンシケイサンキ ノ メモリアドレスシテイホウシキ - Google Patents
デンシケイサンキ ノ メモリアドレスシテイホウシキInfo
- Publication number
- JPS5821300B2 JPS5821300B2 JP49030981A JP3098174A JPS5821300B2 JP S5821300 B2 JPS5821300 B2 JP S5821300B2 JP 49030981 A JP49030981 A JP 49030981A JP 3098174 A JP3098174 A JP 3098174A JP S5821300 B2 JPS5821300 B2 JP S5821300B2
- Authority
- JP
- Japan
- Prior art keywords
- bits
- address
- register
- contents
- registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Memory System (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP49030981A JPS5821300B2 (ja) | 1974-03-20 | 1974-03-20 | デンシケイサンキ ノ メモリアドレスシテイホウシキ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP49030981A JPS5821300B2 (ja) | 1974-03-20 | 1974-03-20 | デンシケイサンキ ノ メモリアドレスシテイホウシキ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS50125646A JPS50125646A (enExample) | 1975-10-02 |
| JPS5821300B2 true JPS5821300B2 (ja) | 1983-04-28 |
Family
ID=12318808
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP49030981A Expired JPS5821300B2 (ja) | 1974-03-20 | 1974-03-20 | デンシケイサンキ ノ メモリアドレスシテイホウシキ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5821300B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55157048A (en) * | 1979-05-25 | 1980-12-06 | Matsushita Electric Ind Co Ltd | Address output circuit |
| JPS57196334A (en) * | 1981-05-26 | 1982-12-02 | Toshiba Corp | Memory interface |
| JPS62128351A (ja) * | 1985-11-29 | 1987-06-10 | Yokogawa Medical Syst Ltd | デ−タ転送装置 |
| JPS6336463A (ja) * | 1986-07-31 | 1988-02-17 | Nec Corp | バス制御方式 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1410081A (en) * | 1971-08-31 | 1975-10-15 | Texas Instruments Inc | Central processing unit of a computing system |
| JPS5242344B2 (enExample) * | 1972-02-01 | 1977-10-24 |
-
1974
- 1974-03-20 JP JP49030981A patent/JPS5821300B2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS50125646A (enExample) | 1975-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6044699B2 (ja) | 特殊アドレス発生装置 | |
| JPH0414385B2 (enExample) | ||
| JPH01119828A (ja) | マイクロプロセッサ | |
| US4641278A (en) | Memory device with a register interchange function | |
| JPS5821300B2 (ja) | デンシケイサンキ ノ メモリアドレスシテイホウシキ | |
| KR920002661B1 (ko) | 어드레스수식회로 | |
| US5001629A (en) | Central processing unit with improved stack register operation | |
| US5828859A (en) | Method and apparatus for setting the status mode of a central processing unit | |
| US4866608A (en) | Microprocessor with improved execution of instructions | |
| JPS5821299B2 (ja) | メモリ | |
| JPS59123934A (ja) | プログラム可能な論理制御装置 | |
| JPS6136652B2 (enExample) | ||
| JPS647520Y2 (enExample) | ||
| WO2025154744A1 (ja) | 中央演算処理装置 | |
| JPS6091461A (ja) | マイクロプロセツサのデ−タアドレス空間拡張装置 | |
| JPH0212358A (ja) | データ転送方式 | |
| JPS6320631A (ja) | レジスタ選択方式 | |
| JPH0782462B2 (ja) | スタンバイram内多バイトデ−タの保護方式 | |
| JPH0545978B2 (enExample) | ||
| JPS6246493A (ja) | 半導体集積回路装置 | |
| JPH0426494B2 (enExample) | ||
| JPH0444137A (ja) | 1チップマイクロコンピュータ | |
| JPH02116077A (ja) | 論理合成機能付メモリ | |
| JP2001100991A (ja) | ディジタル信号処理装置 | |
| JPS59106028A (ja) | キ−入力制御回路 |