JPS5819785A - メモリアクセス制御方式 - Google Patents

メモリアクセス制御方式

Info

Publication number
JPS5819785A
JPS5819785A JP56119700A JP11970081A JPS5819785A JP S5819785 A JPS5819785 A JP S5819785A JP 56119700 A JP56119700 A JP 56119700A JP 11970081 A JP11970081 A JP 11970081A JP S5819785 A JPS5819785 A JP S5819785A
Authority
JP
Japan
Prior art keywords
address
data
signal
memory
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56119700A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0250498B2 (enrdf_load_stackoverflow
Inventor
Masaaki Kobayashi
正明 小林
Shigeru Hashimoto
繁 橋本
Takumi Kishino
琢己 岸野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56119700A priority Critical patent/JPS5819785A/ja
Publication of JPS5819785A publication Critical patent/JPS5819785A/ja
Publication of JPH0250498B2 publication Critical patent/JPH0250498B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56119700A 1981-07-30 1981-07-30 メモリアクセス制御方式 Granted JPS5819785A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56119700A JPS5819785A (ja) 1981-07-30 1981-07-30 メモリアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56119700A JPS5819785A (ja) 1981-07-30 1981-07-30 メモリアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS5819785A true JPS5819785A (ja) 1983-02-04
JPH0250498B2 JPH0250498B2 (enrdf_load_stackoverflow) 1990-11-02

Family

ID=14767905

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56119700A Granted JPS5819785A (ja) 1981-07-30 1981-07-30 メモリアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS5819785A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61258063A (ja) * 1985-05-07 1986-11-15 日本染色機械株式会社 長尺繊維製品処理装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5099046A (enrdf_load_stackoverflow) * 1973-12-28 1975-08-06
JPS5265628A (en) * 1975-11-28 1977-05-31 Hitachi Ltd Information processing device
JPS53134335A (en) * 1977-04-28 1978-11-22 Fujitsu Ltd Memory control system
JPS5680871A (en) * 1979-12-06 1981-07-02 Fujitsu Ltd Buffer memory control system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5099046A (enrdf_load_stackoverflow) * 1973-12-28 1975-08-06
JPS5265628A (en) * 1975-11-28 1977-05-31 Hitachi Ltd Information processing device
JPS53134335A (en) * 1977-04-28 1978-11-22 Fujitsu Ltd Memory control system
JPS5680871A (en) * 1979-12-06 1981-07-02 Fujitsu Ltd Buffer memory control system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61258063A (ja) * 1985-05-07 1986-11-15 日本染色機械株式会社 長尺繊維製品処理装置

Also Published As

Publication number Publication date
JPH0250498B2 (enrdf_load_stackoverflow) 1990-11-02

Similar Documents

Publication Publication Date Title
US4757439A (en) Memory bus architecture
JPS5819785A (ja) メモリアクセス制御方式
EP0454064A2 (en) Data transmission system
JPH0778106A (ja) データ処理システム
KR920010977B1 (ko) 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture)
JP3096382B2 (ja) Ｄｍａ回路
JP2581484B2 (ja) データ処理システム
JP2003051190A (ja) 半導体記憶装置と、記憶装置にバーストモードをセットする装置及び方法
JP2594919B2 (ja) ロジックｌｓｉ
JPS58220567A (ja) 画像デ−タ圧縮方式
JPH02184971A (ja) 情報処理装置
KR980011450A (ko) 고속 메모리장치
JPH0721083A (ja) メモリ読み出し装置
JP2684818B2 (ja) 文字認識装置における距離値算出・抽出回路
JPS59140685A (ja) 階層式キヤツシユメモリを有するデ−タ処理装置
JPS6058500B2 (ja) アクセス制御方式
JPH1097788A (ja) 情報処理装置
JPS59189433A (ja) ダイレクトメモリアクセスによるデ−タ消去方式
JPS6380324A (ja) マイクロコンピユ−タ回路
JPH05298179A (ja) メモリ制御システム
JPH04239942A (ja) アドレス変換バッファ装置
JPS6175943A (ja) アドレス変換装置
JPH11184751A (ja) メモリ制御回路及びメモリ装置
JPH02250135A (ja) キヤッシュメモリシステムの制御方法およびそのためのタイミング制御回路
JPH0352066A (ja) ブロックデータ無効化処理方式