JPS58171838A - 半導体装置用リ−ドフレ−ム - Google Patents

半導体装置用リ−ドフレ−ム

Info

Publication number
JPS58171838A
JPS58171838A JP57054892A JP5489282A JPS58171838A JP S58171838 A JPS58171838 A JP S58171838A JP 57054892 A JP57054892 A JP 57054892A JP 5489282 A JP5489282 A JP 5489282A JP S58171838 A JPS58171838 A JP S58171838A
Authority
JP
Japan
Prior art keywords
thin film
metal
metal thin
lead frame
metal piece
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57054892A
Other languages
English (en)
Other versions
JPS634945B2 (ja
Inventor
Eiji Tsukiide
月出 英治
Tomoichi Oku
倶一 奥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57054892A priority Critical patent/JPS58171838A/ja
Publication of JPS58171838A publication Critical patent/JPS58171838A/ja
Publication of JPS634945B2 publication Critical patent/JPS634945B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/4952Additional leads the additional leads being a bump or a wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48229Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 本発明は樹脂モールドされ1.成る半導体装置に使用す
るリードフレームの構造に関する。
従来、樹脂封止型半導体装置を製造する場合、第1図の
半導体装置の断面図に示すように、金属製の半導体装置
用リードフレーム(以下単にIJ −ドフレームと称す
)の半導体ペレット搭載部3に半導体ペレット4をボン
ディングし、かつこのベレットの各電極とリードフレー
ムを形、成する各内部り、−ド1の先端部とを金ワイヤ
5でそれぞれ接続し、半導体ペレット4を中心に樹脂6
でモールドして半導体装置を製造していり ところで、上記従来のリードフレームは、あらかじめ半
導体ペレット搭載部3及び内部リード1の先端部に金ま
たは、#の金属薄膜をイッキ等により部分的に施してお
く必要がある。
即ち、半導体ペレットをボンディングする場合には、金
メッキまたは金テープを置いた銀メ。ツキ上に、半導体
ペレット裏面をこすりつけてAu−8i合金、 Ag 
−Au−8i合金を作り、この合金によって半導体ペレ
ットをリードフレームに固着し、また金ワイヤによるボ
ンディングを行っ【いる。そして、このリードフレーム
の部分メッキは、弾力性のある樹脂ゴムを、素材、とし
、たメッキマスク用治具により、リードフレームの部分
メッキエリア以外をシールすることで成されている。し
かし、リードフ、レームは、小さい上に高精度なメツー
キエリアを必要とするにもかかわらず、そのエリアな決
める位置精度は、メッキマスク用治具の構造上また治具
素材の特性上良くないものであった。即ちリード側面部
へのメッキ液の漏れ、またマスク用治具の摩耗によるメ
ッキ液の漏れ岬により、メ。
キの金属薄膜がリードフレームの樹脂モールド領域外に
まで出る恐れがあった。さらに最近の様に集積度の高い
半導体ペレッ) (”y )サイズが大きい)を搭載す
るリードフレームは、第2図の断面図に示すように半導
体ペレット搭載部3が大きくなることから、その分内部
リードlが短かくなり、そのためメッキの金属薄lI2
がいっそう樹脂モールド外に出易い状態となっていた。
このようにして樹脂モールド外に出たメッキの金属薄膜
は、外部リード処理としての半田ティップ又は8nメ、
キ醇の処理を行った場合、その処理被膜のリードフレー
ム(外部リード)への密着性を落し、牛田付は性も悪く
しており、さらに悪いことにメッキの金属被膜がAgの
場合、Agは外部リード間でマイグレーシ冒ンを起し、
長期にわたって電気特性を一定に保つことを困難KL、
’Cいた。従って、これらのリードフレームで作られた
半導体装置は信頼度の低いものとなっていた。
本発明の目的はリードフレームの内部に施したメッキ等
による金属薄膜が、樹脂モールド外に出ないようにした
信頼性の高い半導体装置用リードフレームを提供するこ
とにある。
このような目的を達成するために、本発明のリードフレ
ームは、内部リード部の少 なくとも表1iIIIll
に金属片を固着し、この金属片の表面に金属*mが形成
されていることを特徴とするものである。
以下本発明を実施例の図面に基づいて説明する。
第31¥1は本発明のリードフレームを用いて作成され
た半導体装置の断面図である。金属片7は、メッキによ
り形成された金属薄膜2′を有する金属板を所定の形状
にプレス加工またはエツチング加工して形成し、リード
フレームの内部リードlの先f4A部上面に搭載し固着
した。この金属片7の固着は、固相接合、スポット溶接
などによって容易に行うことができる。又、リードフレ
ームの半導体ペレット搭載s3のメッキ処理は従来と同
様の方法で上記金属片7の播載前に行っておく。半導体
ペレット搭載部3は周囲のリードと隔離されているため
、メッキ時のマスクのシール性は十分であり、メッキ液
が漏れて樹脂モールド外に出ることはない。
以上のように、内部リード部に金属片を固着することに
よって、半導体ペレット搭載部3の金属薄膜2と金属片
7の金属薄ji12 /の形成がそれぞれ別々に行われ
るため、リードフレーム内部の金属薄膜(Au又はAg
 )が樹脂モールド外にはみ出ることはなく、1また金
属片7の板厚を自由に変えることが可能であり、ワイヤ
ボンディングυ容易な高さに設計できる。更にこの金属
片7に熱伝導の良い材料を選択し、内部リード部−面に
広げることにより、その半導体装置の熱抵抗を低くする
、ことができる。従って本発明のリードフレームを用い
れば信頼性の高い半導体装置となる。
本実施例に示した金属片7の金属薄膜2′は、メッキに
よる場合について記述したがこれに限るものではなく、
固相接合(クラッド材料)によるものであってもよい。
又、金属片7は一層のみ年令ならず複数層になっていて
も本発明の効果は失わない。
更に金属薄膜2′は表1kJsK、限るものでないこと
は言うまでもないことである。
【図面の簡単な説明】
第1図、第2図は従来のリードフレームな用(・た半導
体装置の断面図であり、第3図は本発明に係るリードフ
レームの一実施例を用いた半導体装置の断面図である。 1・・・・・・内部リード、2,2′・・・・・・金属
薄膜、3・・・半導体ペレット搭載部、4・・・・・・
半導′体ペレ、ト、5・・・・・・金ワイヤ、6・・・
・・・樹脂、7・・・・・・金属片。

Claims (1)

  1. 【特許請求の範囲】 樹脂刺止皺の半導体装置に使用するリードフレームにお
    い【、内部リード部の少 なくとも表面111に金属片
    を固着し、この傘、翼片の少なくとも表面側には、金5
    属薄膜が形成されてい、ることを特徴とする半導体装置
    用リードフレーム。
JP57054892A 1982-04-02 1982-04-02 半導体装置用リ−ドフレ−ム Granted JPS58171838A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57054892A JPS58171838A (ja) 1982-04-02 1982-04-02 半導体装置用リ−ドフレ−ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57054892A JPS58171838A (ja) 1982-04-02 1982-04-02 半導体装置用リ−ドフレ−ム

Publications (2)

Publication Number Publication Date
JPS58171838A true JPS58171838A (ja) 1983-10-08
JPS634945B2 JPS634945B2 (ja) 1988-02-01

Family

ID=12983241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57054892A Granted JPS58171838A (ja) 1982-04-02 1982-04-02 半導体装置用リ−ドフレ−ム

Country Status (1)

Country Link
JP (1) JPS58171838A (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006018671A1 (en) * 2004-08-19 2006-02-23 Infineon Technologies Ag Mixed wire semiconductor lead frame package
WO2010043580A1 (en) 2008-10-13 2010-04-22 Tyco Electronics Amp Gmbh Leadframe for electronic components
ITMI20131530A1 (it) * 2013-09-17 2015-03-18 St Microelectronics Srl Dispositivo elettronico con elemento di interfaccia bimetallico per wire-bonding
CN106024745A (zh) * 2016-07-01 2016-10-12 长电科技(宿迁)有限公司 一种半导体管脚贴装结构及其焊接方法
CN108493178A (zh) * 2018-02-06 2018-09-04 昆山市品能精密电子有限公司 封装到位的集成电路支架结构及其制造方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52129465U (ja) * 1976-03-26 1977-10-01

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52129465U (ja) * 1976-03-26 1977-10-01

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006018671A1 (en) * 2004-08-19 2006-02-23 Infineon Technologies Ag Mixed wire semiconductor lead frame package
US8105932B2 (en) 2004-08-19 2012-01-31 Infineon Technologies Ag Mixed wire semiconductor lead frame package
US9087827B2 (en) 2004-08-19 2015-07-21 Infineon Technologies Ag Mixed wire semiconductor lead frame package
WO2010043580A1 (en) 2008-10-13 2010-04-22 Tyco Electronics Amp Gmbh Leadframe for electronic components
CN102177581A (zh) * 2008-10-13 2011-09-07 泰科电子Amp有限责任公司 用于电子元件的引线框架
JP2012505537A (ja) * 2008-10-13 2012-03-01 タイコ エレクトロニクス アンプ ゲゼルシャフト ミット ベシュレンクテル ハウツンク 電子部品用リードフレーム
US8927342B2 (en) 2008-10-13 2015-01-06 Tyco Electronics Amp Gmbh Leadframe for electronic components
ITMI20131530A1 (it) * 2013-09-17 2015-03-18 St Microelectronics Srl Dispositivo elettronico con elemento di interfaccia bimetallico per wire-bonding
US9184150B2 (en) 2013-09-17 2015-11-10 Stmicroelectronics S.R.L. Electronic device with bimetallic interface element for wire bonding
CN106024745A (zh) * 2016-07-01 2016-10-12 长电科技(宿迁)有限公司 一种半导体管脚贴装结构及其焊接方法
CN108493178A (zh) * 2018-02-06 2018-09-04 昆山市品能精密电子有限公司 封装到位的集成电路支架结构及其制造方法

Also Published As

Publication number Publication date
JPS634945B2 (ja) 1988-02-01

Similar Documents

Publication Publication Date Title
US6081029A (en) Resin encapsulated semiconductor device having a reduced thickness and improved reliability
TWI595620B (zh) 引線框及其製造方法
JPS6249741B2 (ja)
JPS58171838A (ja) 半導体装置用リ−ドフレ−ム
JP3427492B2 (ja) 凸型ヒートシンク付き半導体装置及びその凸型ヒートシンクの製造方法
JP2017500750A (ja) リードフレーム表面を処理するための方法および処理されたリードフレーム表面を有するデバイス
JP4243178B2 (ja) 半導体装置の製造方法
JPH05144865A (ja) 半導体装置の製造方法と製造装置
JP3003653B2 (ja) ボールグリッドアレイ型半導体装置
JPS6035552A (ja) 半導体装置
JP2000058730A (ja) リードフレーム及びその製造方法
JPS6224654A (ja) 半導体パツケ−ジ
WO2023228898A1 (ja) リードフレーム及びその製造方法
JPH0637123A (ja) 半導体装置
JPS6050342B2 (ja) 半導体装置製造用リ−ドフレ−ム
JPS5925256A (ja) 半導体装置
JPS59107547A (ja) 半導体装置
JP2023172854A (ja) リードフレーム及びその製造方法
JPH09275176A (ja) 樹脂封止型半導体装置
JPH10289973A (ja) リードフレームの表面処理方法
JPH0536863A (ja) 半導体装置
JPH0362959A (ja) リードフレームの製造方法
JP2023174472A (ja) リードフレーム及びその製造方法
JPS61128551A (ja) 半導体装置用リ−ドフレ−ム
JP2946775B2 (ja) 樹脂封止金型