JPS58115534A - 通信制御装置 - Google Patents

通信制御装置

Info

Publication number
JPS58115534A
JPS58115534A JP56213481A JP21348181A JPS58115534A JP S58115534 A JPS58115534 A JP S58115534A JP 56213481 A JP56213481 A JP 56213481A JP 21348181 A JP21348181 A JP 21348181A JP S58115534 A JPS58115534 A JP S58115534A
Authority
JP
Japan
Prior art keywords
address
register
communication control
interrupt
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56213481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6259343B2 (enrdf_load_stackoverflow
Inventor
Takeshi Nakayama
毅 中山
Kenichiro Kunikata
国方 賢一郎
Naohiro Masunaga
増永 直大
Mitsuhiro Koba
光弘 木場
Koyo Nakagawa
幸洋 中川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56213481A priority Critical patent/JPS58115534A/ja
Publication of JPS58115534A publication Critical patent/JPS58115534A/ja
Publication of JPS6259343B2 publication Critical patent/JPS6259343B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP56213481A 1981-12-29 1981-12-29 通信制御装置 Granted JPS58115534A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56213481A JPS58115534A (ja) 1981-12-29 1981-12-29 通信制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56213481A JPS58115534A (ja) 1981-12-29 1981-12-29 通信制御装置

Publications (2)

Publication Number Publication Date
JPS58115534A true JPS58115534A (ja) 1983-07-09
JPS6259343B2 JPS6259343B2 (enrdf_load_stackoverflow) 1987-12-10

Family

ID=16639908

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56213481A Granted JPS58115534A (ja) 1981-12-29 1981-12-29 通信制御装置

Country Status (1)

Country Link
JP (1) JPS58115534A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6259343B2 (enrdf_load_stackoverflow) 1987-12-10

Similar Documents

Publication Publication Date Title
US5187792A (en) Method and apparatus for selectively reclaiming a portion of RAM in a personal computer system
US4163280A (en) Address management system
US5283872A (en) SCSI device having transfer parameter storage memory blocks which correspond to each apparatus
WO1997048047A1 (en) Improved non-volatile and volatile cache providing data integrity
JPH0232659B2 (enrdf_load_stackoverflow)
JPS629456A (ja) デ−タ転送装置
JPS6113629B2 (enrdf_load_stackoverflow)
US4814977A (en) Apparatus and method for direct memory to peripheral and peripheral to memory data transfers
JPH05197619A (ja) マルチcpu用メモリ制御回路
JPS58115534A (ja) 通信制御装置
JPS6319058A (ja) メモリ装置
JP2600376B2 (ja) メモリ制御装置
JP3344432B2 (ja) 情報処理装置
JPH01318127A (ja) メモリ・バンクの切換方式
JPS6126701B2 (enrdf_load_stackoverflow)
EP0358224A2 (en) Semiconductor disk device useful in transaction processing system
JPH10307762A (ja) メモリ初期化制御方式
JPS61117635A (ja) 仮想記憶制御方式
JP3001464B2 (ja) マイクロプロセッサ装置
JPS6053330B2 (ja) プログラム書き込み方式
JPS5819965A (ja) 記録装置
JPS63141135A (ja) 仮想計算機システム
JPS6326744A (ja) マイクロプロセツサにおけるメモリバンク切り換え回路
JPH01258169A (ja) 共有メモリアドレス指定方式
JPS5825298B2 (ja) 情報処理装置