JPS5794974A - Buffer memory control system - Google Patents
Buffer memory control systemInfo
- Publication number
- JPS5794974A JPS5794974A JP55171717A JP17171780A JPS5794974A JP S5794974 A JPS5794974 A JP S5794974A JP 55171717 A JP55171717 A JP 55171717A JP 17171780 A JP17171780 A JP 17171780A JP S5794974 A JPS5794974 A JP S5794974A
- Authority
- JP
- Japan
- Prior art keywords
- address
- buffer memory
- block
- data
- flag
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55171717A JPS6019810B2 (ja) | 1980-12-05 | 1980-12-05 | バッファメモリ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55171717A JPS6019810B2 (ja) | 1980-12-05 | 1980-12-05 | バッファメモリ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5794974A true JPS5794974A (en) | 1982-06-12 |
JPS6019810B2 JPS6019810B2 (ja) | 1985-05-18 |
Family
ID=15928362
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55171717A Expired JPS6019810B2 (ja) | 1980-12-05 | 1980-12-05 | バッファメモリ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6019810B2 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6043758A (ja) * | 1983-08-20 | 1985-03-08 | Hitachi Ltd | バツフア・ストレ−ジのリプレ−ス制御方式 |
JPH01109403A (ja) * | 1987-10-09 | 1989-04-26 | Instron Corp | 複数の制御要素の相互作用的制御を行なうための回路 |
-
1980
- 1980-12-05 JP JP55171717A patent/JPS6019810B2/ja not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6043758A (ja) * | 1983-08-20 | 1985-03-08 | Hitachi Ltd | バツフア・ストレ−ジのリプレ−ス制御方式 |
JPH0313616B2 (ja) * | 1983-08-20 | 1991-02-22 | Hitachi Ltd | |
JPH01109403A (ja) * | 1987-10-09 | 1989-04-26 | Instron Corp | 複数の制御要素の相互作用的制御を行なうための回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS6019810B2 (ja) | 1985-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5725069A (en) | Vector data processing equipment | |
JPS57105879A (en) | Control system for storage device | |
ES8801050A1 (es) | Dispositivo de interfar para la transferencia directa de datos entre un conmutador inteligente y un medio de almacenamiento de un microprocesador. | |
JPS57113162A (en) | High-speed external storage device | |
ES8606688A1 (es) | Procedimiento para controlar una memoria intermedia de un aparato de proceso de datos | |
JPS5794974A (en) | Buffer memory control system | |
JPS57196677A (en) | Storage device for character graphic information | |
JPS5533282A (en) | Buffer control system | |
JPS5750378A (en) | Control system of data processor | |
JPS5578365A (en) | Memory control unit | |
JPS5712469A (en) | Buffer memory control system | |
JPS55154623A (en) | Input and output control system | |
JPS576480A (en) | Buffer memory control system | |
JPS5475231A (en) | Buffer memory control system | |
JPS5694425A (en) | Receiving data transfer control system | |
JPS563485A (en) | Buffer memory device | |
JPS641046A (en) | Memory access control system | |
JPS55108030A (en) | Data transfer control system | |
JPS5733472A (en) | Memory access control system | |
JPS5616257A (en) | Disc cash control system | |
JPS642155A (en) | Write controlling method for external memory device | |
JPS54151331A (en) | Data processor | |
JPS559201A (en) | Buffer memory control system | |
JPS57164482A (en) | Memory controlling system | |
JPS5616256A (en) | Disc cash system |