JPS5793731A - Logical level conversion circuit - Google Patents
Logical level conversion circuitInfo
- Publication number
- JPS5793731A JPS5793731A JP55170063A JP17006380A JPS5793731A JP S5793731 A JPS5793731 A JP S5793731A JP 55170063 A JP55170063 A JP 55170063A JP 17006380 A JP17006380 A JP 17006380A JP S5793731 A JPS5793731 A JP S5793731A
- Authority
- JP
- Japan
- Prior art keywords
- drain
- gate
- source
- logical level
- conversion circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170063A JPS5793731A (en) | 1980-12-02 | 1980-12-02 | Logical level conversion circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170063A JPS5793731A (en) | 1980-12-02 | 1980-12-02 | Logical level conversion circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5793731A true JPS5793731A (en) | 1982-06-10 |
JPH0245377B2 JPH0245377B2 (ko) | 1990-10-09 |
Family
ID=15897936
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55170063A Granted JPS5793731A (en) | 1980-12-02 | 1980-12-02 | Logical level conversion circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5793731A (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553051A (en) * | 1983-07-18 | 1985-11-12 | Texas Instruments Incorporated | PMOS Input buffer compatible with logic inputs from an NMOS microprocessor |
EP0220833A2 (en) * | 1985-09-24 | 1987-05-06 | Kabushiki Kaisha Toshiba | Level conversion circuit |
-
1980
- 1980-12-02 JP JP55170063A patent/JPS5793731A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553051A (en) * | 1983-07-18 | 1985-11-12 | Texas Instruments Incorporated | PMOS Input buffer compatible with logic inputs from an NMOS microprocessor |
EP0220833A2 (en) * | 1985-09-24 | 1987-05-06 | Kabushiki Kaisha Toshiba | Level conversion circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH0245377B2 (ko) | 1990-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5516539A (en) | Level shifter circuit | |
JPS5711536A (en) | High-voltage mos inverter and its driving method | |
JPS5793731A (en) | Logical level conversion circuit | |
JPS5710534A (en) | High-voltage mos inverter and its driving method | |
JPS57196627A (en) | Electronic circuit device | |
JPS57210718A (en) | Signal change detecting circuit | |
JPS574616A (en) | Power-on resetting circuit | |
EP0218071A3 (en) | Adder cell for a carry ripple adder of the cmos technique | |
JPS56100514A (en) | Delay circuit | |
GB1475724A (en) | Pulse generator circuits | |
KR900001807B1 (en) | Clock signal generation circuit | |
JPS5734215A (en) | Voltage power circuit | |
JPS5510834A (en) | Alternating current feeder | |
JPS5787604A (en) | Power supply circuit for amplifier | |
JPS5534577A (en) | Clock driver circuit | |
JPS56123127A (en) | Logic circuit | |
JPS57176585A (en) | Ram input and output circuit | |
JPS5744291A (en) | Drive pulse generating circuit of charge transfer element | |
JPS5516540A (en) | Pulse detection circuit | |
JPS5752225A (en) | Level converting circuit | |
JPS57106232A (en) | Input circuit | |
JPS57210721A (en) | Boosting circuit | |
JPS52161A (en) | Mos inverter circuit | |
JPS56168433A (en) | Charge pump circuit | |
JPS5754407A (ja) | Shuhasufukuchokairo |