JPS578850A - Storage device - Google Patents

Storage device

Info

Publication number
JPS578850A
JPS578850A JP8424780A JP8424780A JPS578850A JP S578850 A JPS578850 A JP S578850A JP 8424780 A JP8424780 A JP 8424780A JP 8424780 A JP8424780 A JP 8424780A JP S578850 A JPS578850 A JP S578850A
Authority
JP
Japan
Prior art keywords
circuit
signal
address
storage device
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8424780A
Other languages
Japanese (ja)
Inventor
Kenji Oide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP8424780A priority Critical patent/JPS578850A/en
Publication of JPS578850A publication Critical patent/JPS578850A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To perform reading and writing operation in a storage device efficiently by providing a circuit which controls the operation of the storage device as well as a means of converting logical addresses into physical addresses in the storage device. CONSTITUTION:When address conversion is disabled, an address conversion specifying signal CPC from a CPU1 is O and the output signal of a NAND circuit 12 is 1, so that selector circuits 6 and 9 select signals MBA and MNS respectively. A logical address signal CPA is therefore inputted as a physical address signal MMA to a data storage module 13, as it is, without being address-converted. A memory start circuit 7 selects a start signal MMS by the circuit 9 and sends it as a timing start signal MTS to drive a timing generating circuit 14. When the address conversion is possible, the signal CPC is 1 and the output signal of the circuit 12 is O. Consequently, the circuit 6 selects an address-converted address signal ATMA, the output of an address conversion memory 5, and the circuit 9 selects the delayed start signal MTS, the output of a delay circuit 10.
JP8424780A 1980-06-20 1980-06-20 Storage device Pending JPS578850A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8424780A JPS578850A (en) 1980-06-20 1980-06-20 Storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8424780A JPS578850A (en) 1980-06-20 1980-06-20 Storage device

Publications (1)

Publication Number Publication Date
JPS578850A true JPS578850A (en) 1982-01-18

Family

ID=13825128

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8424780A Pending JPS578850A (en) 1980-06-20 1980-06-20 Storage device

Country Status (1)

Country Link
JP (1) JPS578850A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4676988A (en) * 1984-03-19 1987-06-30 General Mills, Inc. Low-acid juice-milk beverages, juice and milk components therefor and methods of preparation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4676988A (en) * 1984-03-19 1987-06-30 General Mills, Inc. Low-acid juice-milk beverages, juice and milk components therefor and methods of preparation

Similar Documents

Publication Publication Date Title
JPS5727477A (en) Memory circuit
JPS5345120A (en) Video special effect device
JPS6437125A (en) Cross coding method and device therefor
KR910001771A (en) Semiconductor memory device
JPS578850A (en) Storage device
JPS55134442A (en) Data transfer unit
JPS5779547A (en) Digital converting circuit for more than one input analog data
JPS57164481A (en) Storage device
JPS5793520A (en) Semiconductor device
JPS5415620A (en) Buffer memory unit
JPS57100691A (en) Memory access control system
JPS573141A (en) Memory device for pipeline operation
JPS56153437A (en) Storage device of received data for coupling of electronic computer
JPS54123841A (en) Semiconductor integrated memory element
JPS5757080A (en) Picture processing device
SU410465A1 (en)
JPS55135960A (en) Micro-computer
JPS57157165A (en) Pattern generator
JPS5699541A (en) Code converting circuit
JPS57147183A (en) Shift register
JPS5761337A (en) Pulse counter
JPS6425257A (en) Memory controller
JPS5654678A (en) Memory control system
JPS5752910A (en) Control circuit
JPS6488655A (en) Memory circuit for picture processing