JPS6425257A - Memory controller - Google Patents
Memory controllerInfo
- Publication number
- JPS6425257A JPS6425257A JP18160087A JP18160087A JPS6425257A JP S6425257 A JPS6425257 A JP S6425257A JP 18160087 A JP18160087 A JP 18160087A JP 18160087 A JP18160087 A JP 18160087A JP S6425257 A JPS6425257 A JP S6425257A
- Authority
- JP
- Japan
- Prior art keywords
- write
- pulse
- ram
- read
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To decrease the number of RAMs by controlling a read pulse and a write pulse to the RAM, and simultaneously read-write from/to one RAM. CONSTITUTION:A write data register 6 holds write data 109 with the timing of a write pulse 105, outputs memory data 118 when it is a write to a RAM 7 with a read signal 114 from a chip select forming circuit 2, and goes to a high impedance when it is a read to RAM 7. The RAM 7 inputs (writes) the memory data by a write enable pulse 112 and a chip selecting pulse 115 when it is a write to a place (storaging place) to be instructed by a memory address 117, outputs (reads) the memory data 118 by the write enable pulse 112 and the chip select pulse 115 at the time of reading.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18160087A JPS6425257A (en) | 1987-07-20 | 1987-07-20 | Memory controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18160087A JPS6425257A (en) | 1987-07-20 | 1987-07-20 | Memory controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6425257A true JPS6425257A (en) | 1989-01-27 |
Family
ID=16103642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18160087A Pending JPS6425257A (en) | 1987-07-20 | 1987-07-20 | Memory controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6425257A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02266446A (en) * | 1989-04-05 | 1990-10-31 | Nec Corp | Memory control circuit |
JPH04286796A (en) * | 1991-03-18 | 1992-10-12 | Nec Commun Syst Ltd | Semiconductor integration circuit |
-
1987
- 1987-07-20 JP JP18160087A patent/JPS6425257A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02266446A (en) * | 1989-04-05 | 1990-10-31 | Nec Corp | Memory control circuit |
JPH04286796A (en) * | 1991-03-18 | 1992-10-12 | Nec Commun Syst Ltd | Semiconductor integration circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0149049A3 (en) | Data memory with simultaneous write and read | |
DE3175775D1 (en) | Random access memory arrangements | |
JPS5727477A (en) | Memory circuit | |
EP0168232A3 (en) | Apparatus for generating digital timing waveforms | |
JPS6437125A (en) | Cross coding method and device therefor | |
JPS6425257A (en) | Memory controller | |
JPS5693162A (en) | Read/write control circuit of random access memory | |
JPS55134442A (en) | Data transfer unit | |
JPS6443894A (en) | Semiconductor memory | |
JPS6423488A (en) | Memory | |
JPS5481035A (en) | Ic memory unit | |
JPS57195374A (en) | Sequential access storage device | |
JPS5720979A (en) | Memory control system | |
JPS55115770A (en) | Tone signal production system | |
JPS5449037A (en) | Timing contol system of memory unit | |
JPS5387636A (en) | Memory write unit | |
JPS6450300A (en) | Memory integrated circuit | |
JPS5432309A (en) | Magnetic data write apparatus | |
JPS6446376A (en) | Picture signal processor | |
JPS6429144A (en) | Packet switch using ram arbiter | |
JPS54132137A (en) | Synchronous buffer memory | |
JPS6441599A (en) | Time switch circuit | |
JPS5712496A (en) | Integrated circuit device for memory | |
JPS57147183A (en) | Shift register | |
JPS54123841A (en) | Semiconductor integrated memory element |