JPS6446376A - Picture signal processor - Google Patents

Picture signal processor

Info

Publication number
JPS6446376A
JPS6446376A JP20264187A JP20264187A JPS6446376A JP S6446376 A JPS6446376 A JP S6446376A JP 20264187 A JP20264187 A JP 20264187A JP 20264187 A JP20264187 A JP 20264187A JP S6446376 A JPS6446376 A JP S6446376A
Authority
JP
Japan
Prior art keywords
data
written
area parts
memory area
picture data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20264187A
Other languages
Japanese (ja)
Other versions
JP2888834B2 (en
Inventor
Yutaka Sonoda
Hirofumi Yuji
Kyoichi Murakami
Masaharu Tokuhara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP62202641A priority Critical patent/JP2888834B2/en
Publication of JPS6446376A publication Critical patent/JPS6446376A/en
Application granted granted Critical
Publication of JP2888834B2 publication Critical patent/JP2888834B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Synchronizing For Television (AREA)
  • Studio Circuits (AREA)

Abstract

PURPOSE:To attain a reading simultaneously with a writing by successively transferring picture data, which are written to respective memory area parts, to a serial access memory as parallel transferring data with the plural memory area parts as a unit and reading them. CONSTITUTION:The picture data, which are written to plural memory area parts MEM1-MEM3 to constitute an image memory main body 31, are transferred to a serial access memory 35 as parallel transferring data DM1-DM3 with respectively different timings. The said transferred picture data are read from the serial access memory 35 as reading data DATAOUT. Accordingly, while the picture data are serially transferred from the one part of the memory area parts MEM1-MEM3, writing data DATAIN can be written to the other memory area parts MEM1-MEM3. Thus, practically, the picture data are written to an image memory 13 and simultaneously, the written image data can be read neither too much nor too little.
JP62202641A 1987-08-14 1987-08-14 Image signal processing device Expired - Lifetime JP2888834B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62202641A JP2888834B2 (en) 1987-08-14 1987-08-14 Image signal processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62202641A JP2888834B2 (en) 1987-08-14 1987-08-14 Image signal processing device

Publications (2)

Publication Number Publication Date
JPS6446376A true JPS6446376A (en) 1989-02-20
JP2888834B2 JP2888834B2 (en) 1999-05-10

Family

ID=16460703

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62202641A Expired - Lifetime JP2888834B2 (en) 1987-08-14 1987-08-14 Image signal processing device

Country Status (1)

Country Link
JP (1) JP2888834B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7944509B2 (en) 2005-08-25 2011-05-17 Kabushiki Kaisha Toshiba Video processing apparatus, video processing method and program for asynchronous input and output video images

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58116585A (en) * 1981-12-29 1983-07-11 富士通株式会社 Display indication control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58116585A (en) * 1981-12-29 1983-07-11 富士通株式会社 Display indication control system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7944509B2 (en) 2005-08-25 2011-05-17 Kabushiki Kaisha Toshiba Video processing apparatus, video processing method and program for asynchronous input and output video images

Also Published As

Publication number Publication date
JP2888834B2 (en) 1999-05-10

Similar Documents

Publication Publication Date Title
EP0272150A3 (en) Register device
TW360837B (en) Data interface and a high speed communication system using the same
WO1987001858A3 (en) Memory system with page mode operation
JPS6427378A (en) Single dimensional linear picture image converter
EP0220323A4 (en) Image processor.
EP0353610A3 (en) Multiplexing apparatus
CA2011632A1 (en) Partially storing control circuit used in a memory unit
EP0301593A3 (en) Computer for synchronized read and write of vector data
EP0217479A3 (en) Information processing unit
JPS6446376A (en) Picture signal processor
JPS5633769A (en) Control method for writing to buffer memory device
JPS54134934A (en) Semiconductor memory device
JPS6431253A (en) Data transferring system
JPS6464073A (en) Image memory
JPS6482874A (en) Parallel entropy decoding method
JPS57148462A (en) Original reading and transferring device
JPS6448175A (en) Address control method for picture memory
JPS6423488A (en) Memory
JPS6436460A (en) Image processing system
JPS5627462A (en) Data processing system of com unit
JPS6424298A (en) Driving of image memory
JPS576954A (en) Multiprocessor system
JPS5361236A (en) Memory access control system
JPS6484382A (en) Image processor
JPS6427089A (en) Interface circuit for magnetic babble memory

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 9

Free format text: PAYMENT UNTIL: 20080219