JPS5785142A - Random number generating circuit - Google Patents
Random number generating circuitInfo
- Publication number
- JPS5785142A JPS5785142A JP55160767A JP16076780A JPS5785142A JP S5785142 A JPS5785142 A JP S5785142A JP 55160767 A JP55160767 A JP 55160767A JP 16076780 A JP16076780 A JP 16076780A JP S5785142 A JPS5785142 A JP S5785142A
- Authority
- JP
- Japan
- Prior art keywords
- random numbers
- counter
- output
- processing
- burden
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
- G06F7/586—Pseudo-random number generators using an integer algorithm, e.g. using linear congruential method
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Abstract
PURPOSE:To shorten a processing time and also to lighten the burden of software, by realizing the generation of random numbers by hardware logic. CONSTITUTION:A numerical value is set in advance in a counter 1, it is counted up by a prescribed number, and a counter output 1a is obtained. When the output 1a is multiplied by a constant in a digital multiplier 2, and a multiplication output 2a is obtained. It is set to a register 3, in which optional continuous bits are fetched and made random numbers 3a. They are preset to the counter 1 again, and the next random numbers are obtained by the same procedure. By generation of these random numbers, it becomes possible to fetch and process the random numbers 3a at an optional time by executing at a higher speed than a processing period for which the random numbers are required. According to this constitution, the random numbers are generated by hardware logic, the processing is executed at a high speed, and the burden of software is lightened.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55160767A JPS5785142A (en) | 1980-11-17 | 1980-11-17 | Random number generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55160767A JPS5785142A (en) | 1980-11-17 | 1980-11-17 | Random number generating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5785142A true JPS5785142A (en) | 1982-05-27 |
Family
ID=15722008
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55160767A Pending JPS5785142A (en) | 1980-11-17 | 1980-11-17 | Random number generating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5785142A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142386A (en) * | 1983-12-28 | 1985-07-27 | 富士通株式会社 | Random number generator |
CN104426651A (en) * | 2013-08-30 | 2015-03-18 | 上海复旦微电子集团股份有限公司 | Data processing method and device |
-
1980
- 1980-11-17 JP JP55160767A patent/JPS5785142A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142386A (en) * | 1983-12-28 | 1985-07-27 | 富士通株式会社 | Random number generator |
CN104426651A (en) * | 2013-08-30 | 2015-03-18 | 上海复旦微电子集团股份有限公司 | Data processing method and device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57141753A (en) | Multiplication circuit | |
JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
JPS5785142A (en) | Random number generating circuit | |
JPS55123701A (en) | Command generation system | |
JPS54154964A (en) | Programable counter | |
ES8201745A1 (en) | Conditional instruction execution in a pipelined processor | |
JPS5520508A (en) | Processor for division | |
JPS5672739A (en) | High-speed multiplying circuit | |
JPS576972A (en) | Multiplying circuit of complex number | |
JPS6484333A (en) | Divider | |
US3866031A (en) | Analogue function generator | |
JPS55164942A (en) | Division circuit | |
JPS57169849A (en) | Division circuit | |
JPS5685127A (en) | Digital signal processor | |
JPS641060A (en) | Vector arithmetic unit | |
JPS5624646A (en) | Divider | |
JPS578846A (en) | Pseudo-random number generation system | |
JPS5631139A (en) | Multiplier | |
SU1580351A1 (en) | Conveyer device for division of iteration type | |
SU430365A1 (en) | RANDOM NUMBER GENERATOR | |
JPS6433672A (en) | Cumulative multiplier | |
JPS5715046A (en) | Arithmetic circuitry for speed of revolution | |
JPS54162936A (en) | Data processor | |
JPS5764864A (en) | Digital arithmetic circuit | |
JPS57750A (en) | Decimal arithmetic system |