JPS578846A - Pseudo-random number generation system - Google Patents
Pseudo-random number generation systemInfo
- Publication number
- JPS578846A JPS578846A JP8250480A JP8250480A JPS578846A JP S578846 A JPS578846 A JP S578846A JP 8250480 A JP8250480 A JP 8250480A JP 8250480 A JP8250480 A JP 8250480A JP S578846 A JPS578846 A JP S578846A
- Authority
- JP
- Japan
- Prior art keywords
- bit
- information
- pseudo
- constitution
- significant digit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
- G06F7/586—Pseudo-random number generators using an integer algorithm, e.g. using linear congruential method
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To generate pseudo-random numbers which approximate extremely to natural random numbers with simple constitution by generating the pseudo-random numbers by generating a parameter by using the sequential indication contents of a timer as a constituent element. CONSTITUTION:A timer 1 consists of, for example, a binary counter of 64-bit constitution and increases a bit position 51 by one in every mu second to update clocking contents. In a parameter register 2, bit information 1 is set fixedly to the most significant digit bit O and least significant digit bit 15. In pseudo-random number generating mode, each bit information at the bit position 38 or 51 of the timer 1 is set in the intermediate bit area of the register 2 at a time to generate parameter information (a) including pieces of information 1 on the most significant digit and lest significant digit bit. A multiplier 3 multiplies the information (a) by a multiplication input value xn obtained by feeding a multiplication output back to calculate pseudo-random number information xn+1 of prescribed bit constitution. This information xn+1 is set in a register 4 and also fed back to the multiplier 3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8250480A JPS578846A (en) | 1980-06-18 | 1980-06-18 | Pseudo-random number generation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8250480A JPS578846A (en) | 1980-06-18 | 1980-06-18 | Pseudo-random number generation system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS578846A true JPS578846A (en) | 1982-01-18 |
Family
ID=13776324
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8250480A Pending JPS578846A (en) | 1980-06-18 | 1980-06-18 | Pseudo-random number generation system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS578846A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2003096181A1 (en) * | 2002-05-09 | 2003-11-20 | Niigata Seimitsu Co., Ltd. | Random number initial value generation device and method, random number initial value generation program |
| CN104426651A (en) * | 2013-08-30 | 2015-03-18 | 上海复旦微电子集团股份有限公司 | Data processing method and device |
-
1980
- 1980-06-18 JP JP8250480A patent/JPS578846A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2003096181A1 (en) * | 2002-05-09 | 2003-11-20 | Niigata Seimitsu Co., Ltd. | Random number initial value generation device and method, random number initial value generation program |
| CN104426651A (en) * | 2013-08-30 | 2015-03-18 | 上海复旦微电子集团股份有限公司 | Data processing method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS578846A (en) | Pseudo-random number generation system | |
| FR2285023A1 (en) | Counting of electrical pulses caused by radioactive source - involves use of microprogrammed system to process count and time | |
| ES477407A1 (en) | Arrangement for measuring the ratio between a number of events occurring after each other in a first and second series of events. | |
| JPS5396630A (en) | Multi-item input unit | |
| JPS547329A (en) | Input data erasing method in computer controlling of copying machines | |
| JPS5759245A (en) | Double-length multiplier | |
| JPS5741737A (en) | Dividing device | |
| JPS56108164A (en) | Butterfly operation circuit | |
| JPS5771046A (en) | Random-number generator | |
| JPS53103336A (en) | Logic arithmetic circuit | |
| TW247976B (en) | Circuit for matrix multiplication | |
| JPS5785142A (en) | Random number generating circuit | |
| JPS52142445A (en) | Computing method | |
| JPS57170623A (en) | Random-number generator | |
| JPS53135042A (en) | Heating cooker output setting device | |
| JPS56159757A (en) | Electronic desk-top calculator | |
| JPS55159183A (en) | Digital control unit | |
| JPS5475250A (en) | Digital division circuit | |
| JPS55146080A (en) | Time generating unit | |
| JPS5668824A (en) | Electronic apparatus | |
| JPS57169849A (en) | Division circuit | |
| JPS54137937A (en) | Time delay generating circuit of information processor | |
| EP0129327A3 (en) | Timing signal generator | |
| JPS53112634A (en) | Key control type digital arithmetic unit | |
| JPS5421772A (en) | Electronic fare balance |