TW247976B - Circuit for matrix multiplication - Google Patents
Circuit for matrix multiplicationInfo
- Publication number
- TW247976B TW247976B TW82108378A TW82108378A TW247976B TW 247976 B TW247976 B TW 247976B TW 82108378 A TW82108378 A TW 82108378A TW 82108378 A TW82108378 A TW 82108378A TW 247976 B TW247976 B TW 247976B
- Authority
- TW
- Taiwan
- Prior art keywords
- processing unit
- multiplication
- processing
- circuit
- register
- Prior art date
Links
Landscapes
- Complex Calculations (AREA)
Abstract
A multiplication circuit includes one set of processing columnconsisting of: one set of processing unit, each consists of one storage device, register for storing at least two elements, and each processingunit connecting to another processing unit and transmits data by its own register; each processing unit with one multiplication device for receiving and storing number output from former processing unit, the multiplication device processing the received number and generating partial processed result; at least one processing unit utilizing the partial processed result to generate multiplication value.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW82108378A TW247976B (en) | 1993-10-06 | 1993-10-06 | Circuit for matrix multiplication |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW82108378A TW247976B (en) | 1993-10-06 | 1993-10-06 | Circuit for matrix multiplication |
Publications (1)
Publication Number | Publication Date |
---|---|
TW247976B true TW247976B (en) | 1995-05-21 |
Family
ID=51401212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW82108378A TW247976B (en) | 1993-10-06 | 1993-10-06 | Circuit for matrix multiplication |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW247976B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8443032B2 (en) | 2008-03-27 | 2013-05-14 | National Tsing Hua University | Multiplication circuit and de/encryption circuit utilizing the same |
-
1993
- 1993-10-06 TW TW82108378A patent/TW247976B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8443032B2 (en) | 2008-03-27 | 2013-05-14 | National Tsing Hua University | Multiplication circuit and de/encryption circuit utilizing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1072989A1 (en) | Method, processor and system for performing operation of data according to instruction | |
IL101623A (en) | Digital signature device | |
TW331640B (en) | Data storage device. | |
EP0234038A3 (en) | Apparatus for identifying the lru storage unit in a memory | |
EP0356224A3 (en) | Data processing apparatus | |
GB9408583D0 (en) | Memory module, parity bit emulator, and associated method for parity bit emulation | |
JPS57195397A (en) | Locally doubled storage device | |
JPS52119832A (en) | Electroinc calculator of microprogram control system | |
TW247976B (en) | Circuit for matrix multiplication | |
JPS5319728A (en) | Data treansfer processing system | |
EP0646902A3 (en) | Device for receiving and transferring a plurality of parallel signals. | |
JPS5413705A (en) | Multiple address communication system | |
TW345637B (en) | Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs. | |
JPS55105719A (en) | Buffer device | |
JPS578846A (en) | Pseudo-random number generation system | |
JPS533007A (en) | Line-collection unit control system | |
TW259868B (en) | Delay circuit | |
DE3880605D1 (en) | STORAGE ARRANGEMENT. | |
JPS5363826A (en) | Information processing unit | |
JPS57198597A (en) | Locally dual storage device | |
JPS53103332A (en) | Input/output control system for information processor | |
JPS5339026A (en) | Reading exclusive ic memory | |
JPS5710870A (en) | Matrix operation system | |
JPS57100536A (en) | Data buffer device | |
JPS57207956A (en) | Data branching and joining circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |