JPS5766644A - Pattern forming method by lift-off - Google Patents

Pattern forming method by lift-off

Info

Publication number
JPS5766644A
JPS5766644A JP14181880A JP14181880A JPS5766644A JP S5766644 A JPS5766644 A JP S5766644A JP 14181880 A JP14181880 A JP 14181880A JP 14181880 A JP14181880 A JP 14181880A JP S5766644 A JPS5766644 A JP S5766644A
Authority
JP
Japan
Prior art keywords
layer
remaining
substrate
lift
exposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14181880A
Other languages
English (en)
Inventor
Takeshi Abe
Yoichiro Miyaguchi
Akihiro Shindo
Yoji Morita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP14181880A priority Critical patent/JPS5766644A/ja
Publication of JPS5766644A publication Critical patent/JPS5766644A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)
JP14181880A 1980-10-09 1980-10-09 Pattern forming method by lift-off Pending JPS5766644A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14181880A JPS5766644A (en) 1980-10-09 1980-10-09 Pattern forming method by lift-off

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14181880A JPS5766644A (en) 1980-10-09 1980-10-09 Pattern forming method by lift-off

Publications (1)

Publication Number Publication Date
JPS5766644A true JPS5766644A (en) 1982-04-22

Family

ID=15300835

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14181880A Pending JPS5766644A (en) 1980-10-09 1980-10-09 Pattern forming method by lift-off

Country Status (1)

Country Link
JP (1) JPS5766644A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6292472A (ja) * 1985-10-18 1987-04-27 Sanyo Electric Co Ltd 薄膜トランジスタの製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6292472A (ja) * 1985-10-18 1987-04-27 Sanyo Electric Co Ltd 薄膜トランジスタの製造方法

Similar Documents

Publication Publication Date Title
EP0699375A1 (en) LASER ETCHING PROCESS
JPS6413739A (en) Manufacture of order-made integrated circuit
JPS5794641A (en) Manufacture of electric heater
JPS5766644A (en) Pattern forming method by lift-off
JPS6421905A (en) Manufacture of small-sized superconducting solenoid
JPS5758161A (en) Photoconductive member
JPS5766643A (en) Pattern forming method by lift-off
JPS55154737A (en) Method of forming pattern
JPS57155539A (en) Mask
JPS55107780A (en) Etching method
JPS5784876A (en) Manufacture of thermal head
JPS5666038A (en) Formation of micro-pattern
JPS5533035A (en) Forming of resist pattern shaped like inverted truncated pyramid
JPS56115534A (en) Formation of pattern
JPS5646582A (en) Formation of pattern of filmlike article
JPS6445193A (en) Method for forming conductor path
JPS5551523A (en) Preparation of dressed material
JPS5516462A (en) Method of forming contiguous pattern
JPS5544767A (en) Formation of electrode pattern
JPS52127764A (en) Etching method
JPS5529188A (en) Controlling method of shape of pattern
JPS5720374A (en) Method of forming crossover in thermal head
JPS55126935A (en) Correction method of inter-electrode jumpering
JPS5667927A (en) Thin film etching method of electronic parts
JPS5327376A (en) Forming method of high resistanc e layer