JPS5764927A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPS5764927A JPS5764927A JP14101280A JP14101280A JPS5764927A JP S5764927 A JPS5764927 A JP S5764927A JP 14101280 A JP14101280 A JP 14101280A JP 14101280 A JP14101280 A JP 14101280A JP S5764927 A JPS5764927 A JP S5764927A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- openings
- film
- contact
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
Abstract
PURPOSE:To improve the contact property between a substrate and a wiring layer as well as yield in a process for forming an ohmic contact, by a method wherein openings are formed in an insulating film on a substrate, and after the substrate surface exposed in the openings is dry-etched, a conducting layer is formed. CONSTITUTION:For example, in the manufacturing process of an MOSIC, after source and drain regions 7, 8 and a diffusion wiring layer 9 are formed, by means of diffusion, in a substrate 1 on which a gate film 5, a gate polycrystalline Si layer 6 have been formed, a CVD oxide film 10 is deposited on the whole surface. Then, after openings for contact are provided in the film 10, for example, a plasma etching is applied such an extent that unevenness 11 is formed on the exposed substrate surface. Then, Al is deposited on the whole surface and patterned to form electrode wiring layers 13-15, and a sintering treatment is applied thereto. Thereby, even in case of a small opening area, an excellent ohmic contact can be obtaind, and yield can be improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14101280A JPS5764927A (en) | 1980-10-08 | 1980-10-08 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14101280A JPS5764927A (en) | 1980-10-08 | 1980-10-08 | Manufacture of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5764927A true JPS5764927A (en) | 1982-04-20 |
Family
ID=15282133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14101280A Pending JPS5764927A (en) | 1980-10-08 | 1980-10-08 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5764927A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6085515A (en) * | 1983-10-17 | 1985-05-15 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS60123027A (en) * | 1983-12-07 | 1985-07-01 | Toshiba Corp | Manufacture of semiconductor device |
JPS6171628A (en) * | 1984-09-14 | 1986-04-12 | Fuji Electric Co Ltd | Formation of semiconductor ohmic contact |
USRE36475E (en) * | 1993-09-15 | 1999-12-28 | Hyundai Electronics Industries Co., Ltd. | Method of forming a via plug in a semiconductor device |
WO2013132783A1 (en) * | 2012-03-07 | 2013-09-12 | パナソニック株式会社 | Nitride semiconductor laminate structure, nitride semiconductor light emitting element provided with nitride semiconductor laminate structure, and method for producing nitride semiconductor laminate structure |
-
1980
- 1980-10-08 JP JP14101280A patent/JPS5764927A/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6085515A (en) * | 1983-10-17 | 1985-05-15 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS60123027A (en) * | 1983-12-07 | 1985-07-01 | Toshiba Corp | Manufacture of semiconductor device |
JPS6171628A (en) * | 1984-09-14 | 1986-04-12 | Fuji Electric Co Ltd | Formation of semiconductor ohmic contact |
USRE36475E (en) * | 1993-09-15 | 1999-12-28 | Hyundai Electronics Industries Co., Ltd. | Method of forming a via plug in a semiconductor device |
USRE38383E1 (en) | 1993-09-15 | 2004-01-13 | Hyundai Electronics Industries Co. Ltd. | Method for forming a via plug in a semiconductor device |
WO2013132783A1 (en) * | 2012-03-07 | 2013-09-12 | パナソニック株式会社 | Nitride semiconductor laminate structure, nitride semiconductor light emitting element provided with nitride semiconductor laminate structure, and method for producing nitride semiconductor laminate structure |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5736844A (en) | Semiconductor device | |
JPS5599722A (en) | Preparation of semiconductor device | |
GB1453270A (en) | Field effect devices | |
KR0157980B1 (en) | Method of manufacturing a semiconductor device | |
JPS5764927A (en) | Manufacture of semiconductor device | |
US4702000A (en) | Technique for elimination of polysilicon stringers in direct moat field oxide structure | |
JPS6430272A (en) | Thin film transistor | |
US4216573A (en) | Three mask process for making field effect transistors | |
JPS57133667A (en) | Manufacture of semiconductor device | |
JPS56162873A (en) | Insulated gate type field effect semiconductor device | |
JPS6459940A (en) | Manufacture of semiconductor device | |
JPS64761A (en) | Semiconductor device | |
JPS5461490A (en) | Multi-layer wiring forming method in semiconductor device | |
JPS62290180A (en) | Manufacture of semiconductor device | |
JPS6476771A (en) | Manufacture of vertical field-effect transistor | |
JPS6482548A (en) | Formation of interconnection pattern | |
JPH0369168A (en) | Thin film field effect transistor | |
KR970002428B1 (en) | Fabricating method of semiconductor device | |
JPS5642373A (en) | Manufacture of semiconductor device | |
JPS6425481A (en) | Manufacture of semiconductor device | |
JPS577948A (en) | Semiconductor device and its manufacture | |
JPS5743442A (en) | Manufacture of semiconductor device | |
JPS57114274A (en) | Electrode for semiconductor device and manufacture thereof | |
JPS57141937A (en) | Wiring structure for semiconductor device | |
JPS5753958A (en) | Semiconductor device |