JPS5758429A - Multiplex conversion circuit - Google Patents

Multiplex conversion circuit

Info

Publication number
JPS5758429A
JPS5758429A JP13379180A JP13379180A JPS5758429A JP S5758429 A JPS5758429 A JP S5758429A JP 13379180 A JP13379180 A JP 13379180A JP 13379180 A JP13379180 A JP 13379180A JP S5758429 A JPS5758429 A JP S5758429A
Authority
JP
Japan
Prior art keywords
frequency
circuit
f1xn
multiplexing
extracted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13379180A
Other languages
English (en)
Other versions
JPH0113663B2 (ja
Inventor
Kiyoshi Tomimori
Masami Mizuguchi
Takashi Wakabayashi
Tetsuo Murase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP13379180A priority Critical patent/JPS5758429A/ja
Publication of JPS5758429A publication Critical patent/JPS5758429A/ja
Publication of JPH0113663B2 publication Critical patent/JPH0113663B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
JP13379180A 1980-09-26 1980-09-26 Multiplex conversion circuit Granted JPS5758429A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13379180A JPS5758429A (en) 1980-09-26 1980-09-26 Multiplex conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13379180A JPS5758429A (en) 1980-09-26 1980-09-26 Multiplex conversion circuit

Publications (2)

Publication Number Publication Date
JPS5758429A true JPS5758429A (en) 1982-04-08
JPH0113663B2 JPH0113663B2 (ja) 1989-03-07

Family

ID=15113091

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13379180A Granted JPS5758429A (en) 1980-09-26 1980-09-26 Multiplex conversion circuit

Country Status (1)

Country Link
JP (1) JPS5758429A (ja)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58196742A (ja) * 1982-05-12 1983-11-16 Matsushita Electric Ind Co Ltd デイジタル信号多重方法
JPS59135946A (ja) * 1983-01-25 1984-08-04 Nec Corp デイジタル同期多重変換方式
JPS61195652U (ja) * 1985-05-25 1986-12-05
JPS6360636A (ja) * 1986-08-30 1988-03-16 Fujitsu Ltd 多重分離方式
JPS6360637A (ja) * 1986-08-30 1988-03-16 Fujitsu Ltd 多重分離方式
JPS63114430A (ja) * 1986-10-31 1988-05-19 Nec Corp 多重伝送回路
EP0302112A1 (en) * 1986-08-30 1989-02-08 Fujitsu Limited Multiplex dividing apparatus in a synchronous multiplexing system
JP2011041218A (ja) * 2009-08-18 2011-02-24 Nippon Telegr & Teleph Corp <Ntt> 伝送装置、伝送方法および多重回路

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58196742A (ja) * 1982-05-12 1983-11-16 Matsushita Electric Ind Co Ltd デイジタル信号多重方法
JPS59135946A (ja) * 1983-01-25 1984-08-04 Nec Corp デイジタル同期多重変換方式
JPS61195652U (ja) * 1985-05-25 1986-12-05
JPS6360636A (ja) * 1986-08-30 1988-03-16 Fujitsu Ltd 多重分離方式
JPS6360637A (ja) * 1986-08-30 1988-03-16 Fujitsu Ltd 多重分離方式
EP0302112A1 (en) * 1986-08-30 1989-02-08 Fujitsu Limited Multiplex dividing apparatus in a synchronous multiplexing system
JPS63114430A (ja) * 1986-10-31 1988-05-19 Nec Corp 多重伝送回路
JP2011041218A (ja) * 2009-08-18 2011-02-24 Nippon Telegr & Teleph Corp <Ntt> 伝送装置、伝送方法および多重回路

Also Published As

Publication number Publication date
JPH0113663B2 (ja) 1989-03-07

Similar Documents

Publication Publication Date Title
DE3373856D1 (en) Direct digital to digital sampling rate conversion method and apparatus
ES391155A1 (es) Sistema de sincronizacion de cuadros.
GB1013978A (en) Telegraph channel divider system
US3471646A (en) Time division multiplex system with prearranged carrier frequency shifts
JPS5758429A (en) Multiplex conversion circuit
IE42891B1 (en) System for simultaneous transmission of several pulse trains
JPS57112148A (en) System for multiplexing digital signal
GB1437205A (en) Digital equipment for forming a frequency multiplex system
JPS5799050A (en) Baud rate remote setting system
JPS5758214A (en) Forming circuit of data sampling clock
GB1192215A (en) Data Transmission Apparatus.
JPS5775053A (en) Transmission system for control signal of key telephone set
JPS5746550A (en) Synchronizing system for data transmission between devices
JPS5793744A (en) Pcm terminal station device at relay station
GB1522912A (en) Multiplex signal transmission system
JPS54101617A (en) Multiplexing frame synchronizing system
JPS57152255A (en) Frame synchronizing device
JPS55118248A (en) Timing extracting circuit
JPS544519A (en) Multiplex modem circuit
FR2297521A1 (fr) Systeme de transmission de donnees selon une modulation numerique du type delta asynchrone
JPS5696571A (en) Signal transmission system
JPS5757093A (en) Sampling clock pulse generating circuit
JPS5773542A (en) Frame synchronizing system in cyclic transmission
IE43323B1 (en) Digital train processing arrangement
JPS535920A (en) Demodulator for single side-band frequency division multiplex signal