JPS5745648A - Data processor - Google Patents
Data processorInfo
- Publication number
- JPS5745648A JPS5745648A JP12129780A JP12129780A JPS5745648A JP S5745648 A JPS5745648 A JP S5745648A JP 12129780 A JP12129780 A JP 12129780A JP 12129780 A JP12129780 A JP 12129780A JP S5745648 A JPS5745648 A JP S5745648A
- Authority
- JP
- Japan
- Prior art keywords
- field
- microinstruction
- common
- group
- imd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To enable to simplify the logical circuit and to reduce the machine cycle time, by directly controlling the input gate of decoding circuits for common field group of microinstruction by means of corresponding bits of an ID field. CONSTITUTION:Field groups (common field group) in common use for logical control information and immediate data (IMD) and a plurality of bits of field ID displaying in which any of which is used for the IMD, are provided in microinstruction. The input gate of each decode circuit decoding the respective said common field groups is directly controlled with corresponding bits of the field ID of the microinstruction. For example, AND circuits A1-A9 are inserted among a control memory 17, microinstruction register 19 and decode circuit group 31 as input gates shown in Figure, allowing the said control.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12129780A JPS5745648A (en) | 1980-09-02 | 1980-09-02 | Data processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12129780A JPS5745648A (en) | 1980-09-02 | 1980-09-02 | Data processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5745648A true JPS5745648A (en) | 1982-03-15 |
JPS6341091B2 JPS6341091B2 (en) | 1988-08-15 |
Family
ID=14807767
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12129780A Granted JPS5745648A (en) | 1980-09-02 | 1980-09-02 | Data processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5745648A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61114341A (en) * | 1984-10-01 | 1986-06-02 | バロ−ス・コ−ポレ−シヨン | Processing system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS542640A (en) * | 1977-06-08 | 1979-01-10 | Hitachi Ltd | Allocating circuit for microprogram address |
JPS54152938A (en) * | 1978-05-24 | 1979-12-01 | Toshiba Corp | Microprogram pipeline register control system |
-
1980
- 1980-09-02 JP JP12129780A patent/JPS5745648A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS542640A (en) * | 1977-06-08 | 1979-01-10 | Hitachi Ltd | Allocating circuit for microprogram address |
JPS54152938A (en) * | 1978-05-24 | 1979-12-01 | Toshiba Corp | Microprogram pipeline register control system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61114341A (en) * | 1984-10-01 | 1986-06-02 | バロ−ス・コ−ポレ−シヨン | Processing system |
Also Published As
Publication number | Publication date |
---|---|
JPS6341091B2 (en) | 1988-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE179264T1 (en) | MULTIPLE COMMAND DECODER | |
EP0391379A2 (en) | Programmable logic array circuit | |
EP0267612A3 (en) | Timer/counter using a register block | |
JPS5745648A (en) | Data processor | |
GB1378144A (en) | Data processing arrangements | |
GB1379588A (en) | Systems for testing electrical devices | |
GB950436A (en) | Record card controlled apparatus | |
US4852022A (en) | Instructions seqencer for microprocessor with matrix for determining the instructions cycle steps | |
JPS57113169A (en) | Microcomputer | |
GB940636A (en) | Computer system | |
JPS55119727A (en) | Data bus control unit | |
JPS5760422A (en) | Data transfer controlling system | |
SU474806A1 (en) | Firmware device with c-value coding | |
GB962095A (en) | Improvements in or relating to electronic data-manipulating apparatus | |
JPS5614350A (en) | Microprogram control system | |
JPS6419407A (en) | Sequence control method | |
JPS5381019A (en) | Control system for variable length data access | |
JPS54124646A (en) | Logical operation controller | |
JPS56145426A (en) | Serial data transferring method | |
JPS56152389A (en) | Control system of time division exchange | |
JPS55135388A (en) | Magnetic bubble memory element | |
JPS5696369A (en) | Vector element conversion processing system | |
JPS5528107A (en) | Trnsmission and reception method of signal | |
JPS5783833A (en) | Information processor | |
JPS5746389A (en) | Refresh control system |