JPS56152389A - Control system of time division exchange - Google Patents

Control system of time division exchange

Info

Publication number
JPS56152389A
JPS56152389A JP5509480A JP5509480A JPS56152389A JP S56152389 A JPS56152389 A JP S56152389A JP 5509480 A JP5509480 A JP 5509480A JP 5509480 A JP5509480 A JP 5509480A JP S56152389 A JPS56152389 A JP S56152389A
Authority
JP
Japan
Prior art keywords
data
bus
memory
register
microcontrol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5509480A
Other languages
Japanese (ja)
Other versions
JPS6231874B2 (en
Inventor
Yoshirou Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5509480A priority Critical patent/JPS56152389A/en
Publication of JPS56152389A publication Critical patent/JPS56152389A/en
Publication of JPS6231874B2 publication Critical patent/JPS6231874B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0407—Selecting arrangements for multiplex systems for time-division multiplexing using a stored programme control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To eliminate redundancy of signal and channel control functions, by connecting the channel control memory of a channel system and a signal control memory to the data bus of a central processing system commonly. CONSTITUTION:The central processing system is controlled by the microcontrol system, and microprograms and data are stored in microinstruction memory CM. Processing programs and data required for the exchange processing are stored in main memory MM, and these instruction words and data are read out to instruction register IR and buffer register BR successively by the microcontrol, and prescribed operations corresponding to instructions are executed. In this case, data is read out from register group REG and is operated through data bus BUS by operating circuit ALU and is returned to register group REG again through this data bus BUS.
JP5509480A 1980-04-25 1980-04-25 Control system of time division exchange Granted JPS56152389A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5509480A JPS56152389A (en) 1980-04-25 1980-04-25 Control system of time division exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5509480A JPS56152389A (en) 1980-04-25 1980-04-25 Control system of time division exchange

Publications (2)

Publication Number Publication Date
JPS56152389A true JPS56152389A (en) 1981-11-25
JPS6231874B2 JPS6231874B2 (en) 1987-07-10

Family

ID=12989143

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5509480A Granted JPS56152389A (en) 1980-04-25 1980-04-25 Control system of time division exchange

Country Status (1)

Country Link
JP (1) JPS56152389A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5869193A (en) * 1981-10-21 1983-04-25 Hitachi Ltd Telephone exchange

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS649373U (en) * 1987-07-07 1989-01-19

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5869193A (en) * 1981-10-21 1983-04-25 Hitachi Ltd Telephone exchange
JPH038157B2 (en) * 1981-10-21 1991-02-05 Hitachi Ltd

Also Published As

Publication number Publication date
JPS6231874B2 (en) 1987-07-10

Similar Documents

Publication Publication Date Title
ES8303743A1 (en) Data processing system for parallel processing.
GB1410837A (en) Data processors
JPS54109345A (en) Data processing system for transferring to microprogram controller by hardware control and resetting via microinstruction restarting code
JPS56152389A (en) Control system of time division exchange
JPS52119832A (en) Electroinc calculator of microprogram control system
JPS5748137A (en) Data processor
JPS57113169A (en) Microcomputer
JPS56118128A (en) Interruption controlling system for peripheral control chip of microcomputer
JPS5697173A (en) Operation processing system by mask
JPS5723135A (en) Multiplexer channel device
JPS5779555A (en) Advanced control system for instruction
JPS54153541A (en) Control system for interruption priority
JPS5474338A (en) Information processor
JPS56121167A (en) Data processing equipment
JPS6215000B2 (en)
JPS5734258A (en) Integrated circuit device
JPS5642858A (en) Microprogram control system
JPS5498134A (en) Input/output control system
JPS57176471A (en) Information processing system
JPS5699544A (en) Processing device for variable word length operation
JPS5789126A (en) Data transfer control system
JPS57197653A (en) Control device of microprogram
JPS53117945A (en) Reading system for fixed memory device
JPS5785129A (en) Input/output controller
JPS57209541A (en) Data processor having instruction rom