JPS5734258A - Integrated circuit device - Google Patents
Integrated circuit deviceInfo
- Publication number
- JPS5734258A JPS5734258A JP10865880A JP10865880A JPS5734258A JP S5734258 A JPS5734258 A JP S5734258A JP 10865880 A JP10865880 A JP 10865880A JP 10865880 A JP10865880 A JP 10865880A JP S5734258 A JPS5734258 A JP S5734258A
- Authority
- JP
- Japan
- Prior art keywords
- decoders
- input
- registers
- data
- controlling signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 101001106432 Homo sapiens Rod outer segment membrane protein 1 Proteins 0.000 abstract 1
- 102100021424 Rod outer segment membrane protein 1 Human genes 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3818—Decoding for concurrent execution
- G06F9/3822—Parallel decoding, e.g. parallel decode units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To shorten data setting time and test processing time by setting simultaneously input data from the outside in a plural registers. CONSTITUTION:Instruction codes read from an ROM1 are divided, for example, to three blocks and are inputted to decoders 2-4. Outputs of these decoders 2-4 are sent to an execution unit part 18, programs assigned respectively with controlling signals are executed. On the other hand, data required for the processed result and the processing are introduced to or derived out of input-output terminals 6 through an internal bus 5. Further, registers 7-9 are connected in common to the bus 5 respectively and these are inputted via a switching circuit 10 into the decoders 2-4. Here, data input control to the registers 7-9 is performed independently or simultaneously by input controlling signals 15-17.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10865880A JPS5734258A (en) | 1980-08-07 | 1980-08-07 | Integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10865880A JPS5734258A (en) | 1980-08-07 | 1980-08-07 | Integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5734258A true JPS5734258A (en) | 1982-02-24 |
JPS6161425B2 JPS6161425B2 (en) | 1986-12-25 |
Family
ID=14490383
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10865880A Granted JPS5734258A (en) | 1980-08-07 | 1980-08-07 | Integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5734258A (en) |
-
1980
- 1980-08-07 JP JP10865880A patent/JPS5734258A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6161425B2 (en) | 1986-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5717019A (en) | Numerical controller | |
JPS55123736A (en) | Interrupt control system | |
JPS5734258A (en) | Integrated circuit device | |
JPS5523510A (en) | Sequence control unit | |
JPS573151A (en) | Test system for 1-chip microcomputer | |
JPS5769344A (en) | Controller of stored program | |
JPS56152389A (en) | Control system of time division exchange | |
JPS5723150A (en) | Instruction execution device | |
JPS5532180A (en) | Sequence controller capable of connecting plurality of external equipments | |
JPS5710873A (en) | Instruction control device | |
JPS5710874A (en) | Instruction control device | |
JPS5710872A (en) | Instruction control device | |
JPS57211645A (en) | Microprogram address controlling circuit | |
JPS57114946A (en) | Microprogram controller | |
JPS5734257A (en) | Integrated circuit device | |
JPS57197653A (en) | Control device of microprogram | |
JPS57191753A (en) | Register controlling system | |
JPS5739449A (en) | Microprogram control device | |
JPS54152938A (en) | Microprogram pipeline register control system | |
JPS5794849A (en) | Microprogram controller | |
JPS57109059A (en) | Debugging control system | |
JPS6425268A (en) | One chip microcomputer | |
JPS5578322A (en) | Input/output circuit of microcomputer | |
JPS5739403A (en) | Sequence control device | |
JPS54149438A (en) | Sequence control circuit |