JPS5760422A - Data transfer controlling system - Google Patents

Data transfer controlling system

Info

Publication number
JPS5760422A
JPS5760422A JP55135194A JP13519480A JPS5760422A JP S5760422 A JPS5760422 A JP S5760422A JP 55135194 A JP55135194 A JP 55135194A JP 13519480 A JP13519480 A JP 13519480A JP S5760422 A JPS5760422 A JP S5760422A
Authority
JP
Japan
Prior art keywords
signal
data
decoder
selecting
data transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55135194A
Other languages
Japanese (ja)
Inventor
Yasuo Nagai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55135194A priority Critical patent/JPS5760422A/en
Publication of JPS5760422A publication Critical patent/JPS5760422A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)

Abstract

PURPOSE:To transfer data by a simple interface, by utilizing a data transfer controlling signal, and sending out a selecting signal 2 times to an I/O controller from a microprocessor. CONSTITUTION:A microprocessor (muPC) 11 sends data and a selecting signal to a printed circuit substrate 12 through a data signal line 20 and a control signal line 21 at the first time in order to operate an I/O controller (CT) 15. A decoder 16 of the substrate 12 decodes the selecting signal, outputs a signal, the data is stored in a data register 17, and at the same time, a flip-flop (FF) 18 is set. When the muPC11 sends the second selecting signal to the decoder 16, the decoder 16 outputs a signal by said signal, therefore, signals from the FF18 and the decoder 16 are supplied to an AND gate 19. A write signal relating to the I/O CT15 is provided from the gate 19, and the data stored in the register 17 is inputted to the I/O CT15.
JP55135194A 1980-09-30 1980-09-30 Data transfer controlling system Pending JPS5760422A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55135194A JPS5760422A (en) 1980-09-30 1980-09-30 Data transfer controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55135194A JPS5760422A (en) 1980-09-30 1980-09-30 Data transfer controlling system

Publications (1)

Publication Number Publication Date
JPS5760422A true JPS5760422A (en) 1982-04-12

Family

ID=15146034

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55135194A Pending JPS5760422A (en) 1980-09-30 1980-09-30 Data transfer controlling system

Country Status (1)

Country Link
JP (1) JPS5760422A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6068568A (en) * 1996-12-12 2000-05-30 Tsubakimoto Chain Co. Silent chain
WO2009040915A1 (en) 2007-09-27 2009-04-02 Daido Kogyo Co., Ltd. Link chain

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6068568A (en) * 1996-12-12 2000-05-30 Tsubakimoto Chain Co. Silent chain
WO2009040915A1 (en) 2007-09-27 2009-04-02 Daido Kogyo Co., Ltd. Link chain

Similar Documents

Publication Publication Date Title
JPS5790777A (en) Electronic cash register
JPS5760422A (en) Data transfer controlling system
JPS57113169A (en) Microcomputer
AU560962B2 (en) Interchangeable interface circuit structure
JPS56116138A (en) Input and output controller
JPS53111247A (en) Control system for memory unit
JPS55157022A (en) Output circuit for microcomputer
JPS54107235A (en) Interrupt control system
JPS5570998A (en) Block switching system for memory unit
JPS5226131A (en) Method of making out the operation control signal in microprograming c ontrol system computer
JPS56152031A (en) Bus controller
JPS5528107A (en) Trnsmission and reception method of signal
JPS57100579A (en) Control system of printer
JPS5488749A (en) Information processor
JPS52150944A (en) Information transfer control unit
JPS51144137A (en) Input/output data control unit
JPS55992A (en) Computer unit
JPS57141738A (en) Data transfer device
JPS5211834A (en) Status information system of more than one devices
JPS5748125A (en) Channel device
JPS5687156A (en) Communication controlling device between systems
JPS5311548A (en) Error information transfer control system
JPS56111952A (en) Memory control system for microprocessor
JPS54146532A (en) Memory device
JPS5451753A (en) Process system at power supply cut-off time