JPS55119727A - Data bus control unit - Google Patents
Data bus control unitInfo
- Publication number
- JPS55119727A JPS55119727A JP2790479A JP2790479A JPS55119727A JP S55119727 A JPS55119727 A JP S55119727A JP 2790479 A JP2790479 A JP 2790479A JP 2790479 A JP2790479 A JP 2790479A JP S55119727 A JPS55119727 A JP S55119727A
- Authority
- JP
- Japan
- Prior art keywords
- data
- gate
- data bus
- processors
- control unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE: To increase the transfer efficiency, by inserting the bidirectional gate to the data bus among the data processors adjacent each other and enabling the direct data transfer between arbitrary data processors.
CONSTITUTION: In case of data transfer for a plurality of data processors, e.g., 11... 15, the units 11...15 are connected to the common data bus 2. Further, the bidirectional gates 51...56 are respectively inserted to the data bus between the adjacent data processors. The gate control unit 6 respectively decodes the control data indicating the gate switching of each one different in the data transfer direction among two bidirectional gate inserted between the output gate switching and the adjacent data processors every unit 11...16, and each gate is controlled at the same time with this decoded output. Thus, the data can be transferred directly from an arbitrary data processor to other arbitrary data processor to enable to increase the transfer efficiency.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2790479A JPS55119727A (en) | 1979-03-10 | 1979-03-10 | Data bus control unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2790479A JPS55119727A (en) | 1979-03-10 | 1979-03-10 | Data bus control unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55119727A true JPS55119727A (en) | 1980-09-13 |
Family
ID=12233867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2790479A Pending JPS55119727A (en) | 1979-03-10 | 1979-03-10 | Data bus control unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55119727A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5856066A (en) * | 1981-09-30 | 1983-04-02 | Hitachi Ltd | Digital arithmetic device |
JPS58199490A (en) * | 1982-05-17 | 1983-11-19 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit |
JPS6197769A (en) * | 1984-10-18 | 1986-05-16 | Ricoh Co Ltd | Bus controller |
US5274769A (en) * | 1988-08-29 | 1993-12-28 | Fujitsu Limited | System for transferring data between blocks |
-
1979
- 1979-03-10 JP JP2790479A patent/JPS55119727A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5856066A (en) * | 1981-09-30 | 1983-04-02 | Hitachi Ltd | Digital arithmetic device |
JPS58199490A (en) * | 1982-05-17 | 1983-11-19 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit |
JPS6197769A (en) * | 1984-10-18 | 1986-05-16 | Ricoh Co Ltd | Bus controller |
US5274769A (en) * | 1988-08-29 | 1993-12-28 | Fujitsu Limited | System for transferring data between blocks |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52130246A (en) | Memory access control system | |
JPS55129847A (en) | Access system of memory unit | |
JPS55119727A (en) | Data bus control unit | |
JPS5223235A (en) | Input/output multiprocessor | |
JPS53105947A (en) | Data transfer system by bank switching of memory | |
JPS5311539A (en) | Information transfer system | |
JPS55115151A (en) | Duplex system | |
JPS5429534A (en) | Adding system of optional functions to composite terminal | |
JPS5697121A (en) | Bus control system | |
JPS5563423A (en) | Data transfer system | |
JPS5356936A (en) | Transfer control system | |
JPS52110537A (en) | Multiple data processing system | |
JPS53112041A (en) | Data processor | |
JPS52149932A (en) | Channel interrupt control system | |
JPS5384657A (en) | Multiprocessor system | |
JPS53142840A (en) | Data processor | |
JPS546433A (en) | Dma transfer circuit | |
JPS55119749A (en) | Retry control system | |
JPS55150032A (en) | Data transfer system | |
JPS5294040A (en) | Data processing unit | |
JPS5346243A (en) | Processor control system | |
JPS52110541A (en) | Multiple data processing system | |
JPS57185552A (en) | Switching device for memory bank in microcomputer system | |
JPS5363941A (en) | Input/output system | |
JPS5372540A (en) | Interface circuit |