JPS5745263A - Package for semiconductor device - Google Patents

Package for semiconductor device

Info

Publication number
JPS5745263A
JPS5745263A JP56102356A JP10235681A JPS5745263A JP S5745263 A JPS5745263 A JP S5745263A JP 56102356 A JP56102356 A JP 56102356A JP 10235681 A JP10235681 A JP 10235681A JP S5745263 A JPS5745263 A JP S5745263A
Authority
JP
Japan
Prior art keywords
base
leads
package
metallization
brazed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56102356A
Other languages
English (en)
Japanese (ja)
Inventor
Esu Fuii Uiriamu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Camera and Instrument Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Camera and Instrument Corp filed Critical Fairchild Camera and Instrument Corp
Publication of JPS5745263A publication Critical patent/JPS5745263A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
JP56102356A 1980-07-02 1981-07-02 Package for semiconductor device Pending JPS5745263A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16545780A 1980-07-02 1980-07-02

Publications (1)

Publication Number Publication Date
JPS5745263A true JPS5745263A (en) 1982-03-15

Family

ID=22598970

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56102356A Pending JPS5745263A (en) 1980-07-02 1981-07-02 Package for semiconductor device

Country Status (6)

Country Link
JP (1) JPS5745263A (de)
DE (1) DE3123844A1 (de)
FR (1) FR2486307A1 (de)
GB (1) GB2079534A (de)
IT (1) IT8167917A0 (de)
NL (1) NL8102871A (de)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6263455A (ja) * 1985-09-13 1987-03-20 Hitachi Cable Ltd リ−ドフレ−ムの製造方法
JPS6422043U (de) * 1987-07-30 1989-02-03

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3380082D1 (en) * 1982-10-21 1989-07-20 Abbott Lab A method of establishing electrical connections at a semiconductor device
US4547795A (en) * 1983-03-24 1985-10-15 Bourns, Inc. Leadless chip carrier with frangible shorting bars
US4987475A (en) * 1988-02-29 1991-01-22 Digital Equipment Corporation Alignment of leads for ceramic integrated circuit packages
JPH02501179A (ja) * 1988-02-29 1990-04-19 ディジタル イクイプメント コーポレーション セラミック集積回路パッケージのリードを整列するシステム
FR2750798B1 (fr) * 1996-07-02 1998-11-06 Sgs Thomson Microelectronics Boitier a faible cout pour circuits integres fabriques en petite quantite

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673309A (en) * 1968-11-06 1972-06-27 Olivetti & Co Spa Integrated semiconductor circuit package and method
US3550766A (en) * 1969-03-03 1970-12-29 David Nixen Flat electronic package assembly
GB1258870A (de) * 1969-09-29 1971-12-30
US3760090A (en) * 1971-08-19 1973-09-18 Globe Union Inc Electronic circuit package and method for making same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6263455A (ja) * 1985-09-13 1987-03-20 Hitachi Cable Ltd リ−ドフレ−ムの製造方法
JPS6422043U (de) * 1987-07-30 1989-02-03

Also Published As

Publication number Publication date
DE3123844A1 (de) 1982-04-08
GB2079534A (en) 1982-01-20
IT8167917A0 (it) 1981-07-01
FR2486307A1 (fr) 1982-01-08
NL8102871A (nl) 1982-02-01

Similar Documents

Publication Publication Date Title
JPS6418246A (en) Lead frame for semiconductor device
EP0732736A3 (de) Halbleiterpackung für Flipchipmontage
EP1936686A3 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung und Montage
SG48840A1 (en) Semiconductor device with small die pad and method of making same
IT1214254B (it) Dispositivo a semiconduttore in contenitore plastico o ceramico con "chips" fissati su entrambi i lati dell'isola centrale del "frame".
MY105130A (en) Self-centering electrode for power devices.
EP0586890A3 (en) Etching processes for avoiding edge stress in semiconductor chip solder bumps
MY126696A (en) Structure and method of direct chip attach
JPS5745263A (en) Package for semiconductor device
MY120334A (en) Bump formation method
EP0381054A3 (de) Packung für eine Halbleiteranordnung
JPS648647A (en) Manufacture of semiconductor device
JPS5449066A (en) Semiconductor device
JPS5559746A (en) Semiconductor device and its mounting circuit device
DE3375861D1 (en) Leadless chip carrier semiconductor integrated circuit device
JPS57111054A (en) Semiconductor device
JPS54102971A (en) Semiconductor device
JPH0451056B2 (de)
EP0376924A3 (de) Gold-Kompressionsverbindung
JPS6481253A (en) Package of semiconductor integrated circuit
JPS59224147A (ja) 半導体装置
GB2244176B (en) Method and apparatus for forming a conductive pattern on an integrated circuit
JPH09223767A (ja) リードフレーム
KR940004278Y1 (ko) Cot 패키지
SU529028A1 (ru) Способ соединени контактных площадок проволочной перемычкой при монтаже микросхем