JPS574132A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS574132A
JPS574132A JP7820480A JP7820480A JPS574132A JP S574132 A JPS574132 A JP S574132A JP 7820480 A JP7820480 A JP 7820480A JP 7820480 A JP7820480 A JP 7820480A JP S574132 A JPS574132 A JP S574132A
Authority
JP
Japan
Prior art keywords
lead
cavity
molding
sank
hanging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7820480A
Other languages
Japanese (ja)
Inventor
Hideji Aoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP7820480A priority Critical patent/JPS574132A/en
Publication of JPS574132A publication Critical patent/JPS574132A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To sink the lead simultaneously with the sealing for the subject semiconductor device by a method wherein the lead frame is positioned on the die pad section located on the hanging lead which is constituting the lead frame and a semiconductor element is adhered, and when the hanging lead is sank to the lower point, a bending stick is inserted in and pushed against a resin sealing molding mold. CONSTITUTION:An upper molding mold 12 and a lower molding mold 13 having an upper cavity 18 and a lower cavity 21 respectively are held in between an upper stool 19 and a lower stool 22, the semiconductor element 5 located on the die-pad section 4 is positioned in the void consisting of the upper cavity 18 and the lower cavity 21 and, at the same time, a lead frame 1 is inserted between the molding molds 12 and 13. In this constitution, the element 5 is positioned on the hanging lead 3 located in the center section of the frame 1, the element 5 is sank to a lower position and a resin molding is perfomed in the cavity. Stepped holes 12a and 13a are provided on the molding molds 12 and 13 in such manner that they are holding the element 5 in between them, bending sticks 14 and 20 are pushed into said holes 12a and 13a and the hanging lead 3 is sank downward in the cavity. Through these procedures, the pushing down of the lead 3 can be performed simultaneously with the resin sealing.
JP7820480A 1980-06-09 1980-06-09 Manufacture of semiconductor device Pending JPS574132A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7820480A JPS574132A (en) 1980-06-09 1980-06-09 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7820480A JPS574132A (en) 1980-06-09 1980-06-09 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS574132A true JPS574132A (en) 1982-01-09

Family

ID=13655488

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7820480A Pending JPS574132A (en) 1980-06-09 1980-06-09 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS574132A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04748A (en) * 1990-04-17 1992-01-06 Mitsubishi Electric Corp Semiconductor device
US7049166B2 (en) * 2000-08-17 2006-05-23 Authentec, Inc. Methods and apparatus for making integrated circuit package including opening exposing portion of the IC

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04748A (en) * 1990-04-17 1992-01-06 Mitsubishi Electric Corp Semiconductor device
US7049166B2 (en) * 2000-08-17 2006-05-23 Authentec, Inc. Methods and apparatus for making integrated circuit package including opening exposing portion of the IC

Similar Documents

Publication Publication Date Title
DE3168502D1 (en) Resin composition for injection molding, method for producing the composition, and articles molded therefrom
JPS574132A (en) Manufacture of semiconductor device
JPS55128835A (en) Molding method and mold used therefor
JPS5745040A (en) Injection mold
JPS56107559A (en) Manufacture of resin-sealed semiconductor device
JPS5380969A (en) Manufacture of resin shield type semiconductor device and lead frame used for the said process
JPS56103483A (en) Manufacture of semiconductor device for photoelectric conversion
JPS57128931A (en) Resin sealing for semiconductor device
JPS53104171A (en) Mold for semiconductor device
JPS5228869A (en) Process for molding and the mold and heat-radiation header for the pro cess
JPS54125971A (en) Extra-hard mold
JPS5775434A (en) Resin sealing metal mold for semiconductor device
JPS5649207A (en) Molding die
JPS5720437A (en) Resin sealing metal mold for semiconductor device
JPS5738125A (en) Transfer molding process
JPS562642A (en) Device for forming resin-sealed semiconductor device
JPS54149468A (en) Production of resin seal-type semiconductor device
JPS57202745A (en) Manufacture of semiconductor device
JPS5287982A (en) Resin molding method of semiconductor elements
JPS5387173A (en) Molding mold
JPS53149765A (en) Metal mold for semiconductor device
JPS5629338A (en) Resin sealing of semiconductor element
JPS5569421A (en) Modling of frame for electric appliance
JPS575340A (en) Manufacture of semiconductor device
JPS6430237A (en) Manufacture of resin-sealed semiconductor device