JPS57153431A - Electroplating method for semiconductor wafer - Google Patents

Electroplating method for semiconductor wafer

Info

Publication number
JPS57153431A
JPS57153431A JP4137881A JP4137881A JPS57153431A JP S57153431 A JPS57153431 A JP S57153431A JP 4137881 A JP4137881 A JP 4137881A JP 4137881 A JP4137881 A JP 4137881A JP S57153431 A JPS57153431 A JP S57153431A
Authority
JP
Japan
Prior art keywords
wafer
plate
plating
wax
patterns
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4137881A
Other languages
Japanese (ja)
Inventor
Hirotake Nagai
Makoto Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP4137881A priority Critical patent/JPS57153431A/en
Publication of JPS57153431A publication Critical patent/JPS57153431A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition

Abstract

PURPOSE:To decrease the quantity of wax used by a method wherein two conductive patterns along the shape of the wafer are formed the one surface of a wafer pasted plate consisting of an insulating plate, the surface not plated of the wafer is pasted onto the patterns by using wax, only the plating surface of the wafer is immersed in a plating liquid, and the plating surface is plated. CONSTITUTION:The conductive patterns 7 mutually separated are formed onto one surface of the insulating plate 6 in left and right symmetrical shapes while being conformed to the shape of the silicon wafer 1, and the wafer 1 is pasted onto the patterns by using wax 4 while directing the plating surface 2 of the wafer 1 to the surface. The wafer pasted plate 8 manufactured in this manner is placed on a plating jig plate 9, the plate 8 is held down by an electrode hold- down plate 10 projected from an electrode plate 12 for a jig shaped at the end section of the jig plate 9, only the plating surface of the surface 2 of the wafer 1 is immersed in the plating liquid, currents are flowed through the patterns 7 while supporting the plate 8 by a handle 11 connected to the conductive patterns 7, and the surface 2 is plated equally. Accordingly, the quantity of the wax 4 used may be decreased, and working hours are also shortened.
JP4137881A 1981-03-17 1981-03-17 Electroplating method for semiconductor wafer Pending JPS57153431A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4137881A JPS57153431A (en) 1981-03-17 1981-03-17 Electroplating method for semiconductor wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4137881A JPS57153431A (en) 1981-03-17 1981-03-17 Electroplating method for semiconductor wafer

Publications (1)

Publication Number Publication Date
JPS57153431A true JPS57153431A (en) 1982-09-22

Family

ID=12606736

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4137881A Pending JPS57153431A (en) 1981-03-17 1981-03-17 Electroplating method for semiconductor wafer

Country Status (1)

Country Link
JP (1) JPS57153431A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000007229A1 (en) * 1998-07-24 2000-02-10 Interuniversitair Micro-Elektronica Centrum A system and a method for plating of a conductive pattern
GB2367255B (en) * 2000-09-04 2003-03-12 Aerolatte Ltd Electric whisk
US6758958B1 (en) 1998-07-24 2004-07-06 Interuniversitair Micro-Elektronica Centrum System and a method for plating of a conductive pattern

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000007229A1 (en) * 1998-07-24 2000-02-10 Interuniversitair Micro-Elektronica Centrum A system and a method for plating of a conductive pattern
US6758958B1 (en) 1998-07-24 2004-07-06 Interuniversitair Micro-Elektronica Centrum System and a method for plating of a conductive pattern
GB2367255B (en) * 2000-09-04 2003-03-12 Aerolatte Ltd Electric whisk

Similar Documents

Publication Publication Date Title
JPS5513933A (en) Circuit element substrate and its manufacturing method
JPS57153431A (en) Electroplating method for semiconductor wafer
SG36692G (en) Method for forming a metal sieve material,device for performing said method and metal sieve material formed
JPH0411633B2 (en)
JPS56119792A (en) Electroplating method
JPS5419649A (en) Wafer holding jig for electrtolytic plating
GB2162996A (en) Method of fabricating solar cells
JPS5742138A (en) Semiconductor device
JPS56166392A (en) Partial plating jig
JPH0730687Y2 (en) Bump plating machine
JPS57190341A (en) Circuit borad composition
JPH0329876B2 (en)
GB2162998A (en) Method of fabricating solar cells
JPS5380161A (en) Electrode formation of semiconductor
JPS5571045A (en) Lead frame
JPS56157955A (en) Manufacturing method for diamond grinding stone
JPS57210985A (en) Partial plating device
JPS57171684A (en) Manufacture of spare parts having plating part
SU751556A1 (en) Flexible tool electrode for electrochemical working
JPS5359735A (en) Process for coating rim portions of metal works
JPS56152991A (en) Jet type plating device
JPS57192057A (en) Semiconductor device
JPS5741395A (en) Electroplating method
JPS5745957A (en) Circuit substrate and manufacture thereof
JPS5295169A (en) Solder electrode forming for semi-conductor