JPS57130156A - Integrated circuit - Google Patents
Integrated circuitInfo
- Publication number
- JPS57130156A JPS57130156A JP56014325A JP1432581A JPS57130156A JP S57130156 A JPS57130156 A JP S57130156A JP 56014325 A JP56014325 A JP 56014325A JP 1432581 A JP1432581 A JP 1432581A JP S57130156 A JPS57130156 A JP S57130156A
- Authority
- JP
- Japan
- Prior art keywords
- latch
- circuit
- group
- timing
- combinatorial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318577—AC testing, e.g. current testing, burn-in
- G01R31/31858—Delay testing
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To check the delay time of a combinatorial circuit part at time intervals of the timing pulse, by giving the value of a latch to the combinatorial circuit through an exclusive OR circuit. CONSTITUTION:An exclusive OR circuit group 13 is connected to the input part of a part to be diagnosed; and in the normal operation, the signal passing through a combinatioral circuit 1 is taken into a latch group 2, a latch group 3, and a latch group 5 at a latch timing 8, a latch timing 9, and a latch timing 10 respectively. In respect to the diagnosis of a combinatorial circuit 4, a pattern obtained by inverting the original test pattern is written to latch groups 2 and 3 in order by a scan address 11 and scan-in data 12. Pulses are inputted instead of latch timings 8 and 9 from diagnostic terminals 14 and 15 and are caused to pass through the combinatorial circuit 4 and are taken into the latch group 5 at the latch timing, thus checking the circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56014325A JPS57130156A (en) | 1981-02-04 | 1981-02-04 | Integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56014325A JPS57130156A (en) | 1981-02-04 | 1981-02-04 | Integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57130156A true JPS57130156A (en) | 1982-08-12 |
JPS6261973B2 JPS6261973B2 (en) | 1987-12-24 |
Family
ID=11857915
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56014325A Granted JPS57130156A (en) | 1981-02-04 | 1981-02-04 | Integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57130156A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63279180A (en) * | 1987-05-12 | 1988-11-16 | Nec Corp | Logic circuit tester |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0444856Y2 (en) * | 1986-10-22 | 1992-10-22 |
-
1981
- 1981-02-04 JP JP56014325A patent/JPS57130156A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63279180A (en) * | 1987-05-12 | 1988-11-16 | Nec Corp | Logic circuit tester |
Also Published As
Publication number | Publication date |
---|---|
JPS6261973B2 (en) | 1987-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5760269A (en) | Tester for inside of dynamic circuit for electronically digital circuit elements | |
KR910018812A (en) | Scan Inspection Circuits for Multi-Frequency Circuits | |
JPS57130156A (en) | Integrated circuit | |
EP0382360A3 (en) | Event qualified testing architecture for integrated circuits | |
KR900008788B1 (en) | Semiconductor integrated circuit device having testing circuit | |
JPS57169684A (en) | Testing system for integrated circuit element | |
SU945870A2 (en) | Wiring testing device | |
SU1377784A1 (en) | Logical unit functional check device | |
JPS5549760A (en) | Information processing unit diagnostic system | |
JPS55128168A (en) | Testing method of memory in chip | |
JPS6413479A (en) | Test system for integrated circuit | |
RU1805471C (en) | Device for control of logical units | |
JPS5776641A (en) | Data processor | |
JPS56121121A (en) | Clock distribution system | |
JPS6464050A (en) | Refresh control circuit for memory test device | |
JPS6413478A (en) | Test system for integrated circuit | |
JPS5472933A (en) | Logical array | |
JPS6479673A (en) | Test system for ram contained lsi chip | |
JPS57210640A (en) | Large scale integrated circuit | |
JPS6428747A (en) | Microprocessor | |
JPS57132245A (en) | Testing system for arithmetic circuit | |
Speranskii | Design of self-checking test diagnostic circuits for combination devices. | |
JPS56168268A (en) | Logical circuit having diagnosis clock | |
JPS5549758A (en) | Information processing unit diagnostic system | |
JPS5631147A (en) | Diagnosing system for information processor |