JPS57113165A - Data processor - Google Patents

Data processor

Info

Publication number
JPS57113165A
JPS57113165A JP18827880A JP18827880A JPS57113165A JP S57113165 A JPS57113165 A JP S57113165A JP 18827880 A JP18827880 A JP 18827880A JP 18827880 A JP18827880 A JP 18827880A JP S57113165 A JPS57113165 A JP S57113165A
Authority
JP
Japan
Prior art keywords
access
data
memory
parallel
vpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18827880A
Other languages
Japanese (ja)
Other versions
JPS6135581B2 (en
Inventor
Hiroshi Tamura
Shoji Nakatani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP18827880A priority Critical patent/JPS57113165A/en
Publication of JPS57113165A publication Critical patent/JPS57113165A/en
Publication of JPS6135581B2 publication Critical patent/JPS6135581B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)

Abstract

PURPOSE:To transfer a large amount of data in the shortest time by switching access to a memory between independent access or parallel access by the output of a position detector of a memory module. CONSTITUTION:In addition to a central processor CPU and a channel CH, a vector arithmetic device VPU is connected to a memory access controller MCU. A data bus is provided between the arithmetic device VPU and the controller MCU to enable to access respective banks BNK of memory modules MDL at the same time. In an address register ADR, addresses for access to data D14 and D21 are stored. When the starting address D14 of data is the end part of a parallel access unti, an access request signal RQ is changed from parallel access P over to independent access S by the output of a condition detector CD.
JP18827880A 1980-12-29 1980-12-29 Data processor Granted JPS57113165A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18827880A JPS57113165A (en) 1980-12-29 1980-12-29 Data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18827880A JPS57113165A (en) 1980-12-29 1980-12-29 Data processor

Publications (2)

Publication Number Publication Date
JPS57113165A true JPS57113165A (en) 1982-07-14
JPS6135581B2 JPS6135581B2 (en) 1986-08-13

Family

ID=16220852

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18827880A Granted JPS57113165A (en) 1980-12-29 1980-12-29 Data processor

Country Status (1)

Country Link
JP (1) JPS57113165A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS618785A (en) * 1984-06-21 1986-01-16 Fujitsu Ltd Access control system for storage device
JPS61153745A (en) * 1984-12-27 1986-07-12 Fujitsu Ltd Write controlling system of storage device
JPS63120374A (en) * 1986-11-10 1988-05-24 Hitachi Medical Corp Image work station

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS618785A (en) * 1984-06-21 1986-01-16 Fujitsu Ltd Access control system for storage device
JPS61153745A (en) * 1984-12-27 1986-07-12 Fujitsu Ltd Write controlling system of storage device
JPH0316652B2 (en) * 1984-12-27 1991-03-06 Fujitsu Ltd
JPS63120374A (en) * 1986-11-10 1988-05-24 Hitachi Medical Corp Image work station

Also Published As

Publication number Publication date
JPS6135581B2 (en) 1986-08-13

Similar Documents

Publication Publication Date Title
JPS57105879A (en) Control system for storage device
JPS57113165A (en) Data processor
JPS5757370A (en) Access control system
JPS56166568A (en) Information processor
JPS56157520A (en) Dma system without cycle steal
JPS56168256A (en) Data processor
JPS56166538A (en) Data transfer control device
JPS5559568A (en) Information control unit
JPS5783864A (en) Multiprocessor system
JPS6459537A (en) System for controlling cache memory of data processor
EP0373042A3 (en) Integrated circuit for dynamic programming
JPS57113166A (en) Data processor
JPS5463640A (en) Information processing system
JPS54124938A (en) Memory access control system
JPS5730026A (en) Communication controller
JPS5724088A (en) Buffer memory control system
JPS5782266A (en) Page memory control system
JPS578861A (en) Microprocessor system
JPS55140925A (en) Multiple processor data process system
JPS54133847A (en) Control system of memory unit
JPS56163581A (en) Memory refreshing system
JPS56153459A (en) Bank memory control system
JPS56143069A (en) Bus coupling system
JPS6432366A (en) Buffer controller
JPS57193848A (en) Memory extension device for multiprocessor system