JPS56163581A - Memory refreshing system - Google Patents
Memory refreshing systemInfo
- Publication number
- JPS56163581A JPS56163581A JP6537180A JP6537180A JPS56163581A JP S56163581 A JPS56163581 A JP S56163581A JP 6537180 A JP6537180 A JP 6537180A JP 6537180 A JP6537180 A JP 6537180A JP S56163581 A JPS56163581 A JP S56163581A
- Authority
- JP
- Japan
- Prior art keywords
- bank
- refreshing
- cpu
- signal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To increase the using efficiency of the CPU, by dividing a main storage device into plural banks with a refreshing circuit provided to each bank and sending a stop request signal to the CPU only when the own bank receives an access during a refreshing. CONSTITUTION:It is supposed that the refresh signal R1 is ''1'' and a refreshing circuit 2a is refreshing a bank 7a. A CPU1 is going to give an access to the bank 7a, and the address signal within the bank 7a emerges at an address bus 5, then the coincident output C, of a comparator 8a comes to ''1''. Thus the output of an AND gate 9a has ''1'', and the RAM input of the CPU1 becomes ''0'' by an OR gate 10 and an inverter 7. Then the execution of the CPU is discontinued temporarily. When the refreshing of the bank 7a is over with the signal R1 turned to ''0'' during the refreshing, the RAM input of the CPU turned to ''1'' to restart the operation of the CPU.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6537180A JPS56163581A (en) | 1980-05-19 | 1980-05-19 | Memory refreshing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6537180A JPS56163581A (en) | 1980-05-19 | 1980-05-19 | Memory refreshing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56163581A true JPS56163581A (en) | 1981-12-16 |
Family
ID=13285034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6537180A Pending JPS56163581A (en) | 1980-05-19 | 1980-05-19 | Memory refreshing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56163581A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1986005917A2 (en) * | 1985-04-01 | 1986-10-09 | Ncr Co | Memory system having refresh control means |
JPH078688A (en) * | 1993-06-24 | 1995-01-13 | Nippon Sogo Jiyuuseikatsu Kk | Hot air device for bathroom |
-
1980
- 1980-05-19 JP JP6537180A patent/JPS56163581A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1986005917A2 (en) * | 1985-04-01 | 1986-10-09 | Ncr Co | Memory system having refresh control means |
JPH0743931B2 (en) * | 1985-04-01 | 1995-05-15 | エイ・ティ・アンド・ティ グローバル インフォメーション ソルーションズ インターナショナル インコーポレイテッド | Memory system with refresh control means |
JPH078688A (en) * | 1993-06-24 | 1995-01-13 | Nippon Sogo Jiyuuseikatsu Kk | Hot air device for bathroom |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910005174A (en) | Dual area memory controller and its control method | |
JPS57138079A (en) | Information processor | |
JPS56163581A (en) | Memory refreshing system | |
JPS6481066A (en) | Connection system for multi-processor | |
JPS5223235A (en) | Input/output multiprocessor | |
JPS5326632A (en) | Common memory control unit | |
JPS53105139A (en) | Dynamic main memory controller | |
JPS56127261A (en) | Multiprocessor system | |
JPS55108057A (en) | Duplex control unit | |
JPS5651087A (en) | Refresh control system | |
JPS5514530A (en) | Refresh control unit | |
JPS558615A (en) | Refresh control system | |
JPS56166534A (en) | Simultaneous selection preventing circuit | |
JPS54133847A (en) | Control system of memory unit | |
JPS5226128A (en) | Refresh control system in storage device | |
JPS52120731A (en) | Refresh control circuit | |
JPS5561858A (en) | Central operation control unit | |
JPS5354429A (en) | Memory device | |
JPS57187755A (en) | Data driven computer system | |
JPS5434728A (en) | Input/output control system | |
JPS57203289A (en) | Refresh controlling system | |
JPS5730060A (en) | Address space expansion system | |
JPS5525106A (en) | Main memory control system | |
JPS5498125A (en) | Control storage unit of computer | |
JPS5475254A (en) | Microprogram control system |