JPS57100690A - Nonvolatile semiconductor memory - Google Patents

Nonvolatile semiconductor memory

Info

Publication number
JPS57100690A
JPS57100690A JP55175297A JP17529780A JPS57100690A JP S57100690 A JPS57100690 A JP S57100690A JP 55175297 A JP55175297 A JP 55175297A JP 17529780 A JP17529780 A JP 17529780A JP S57100690 A JPS57100690 A JP S57100690A
Authority
JP
Japan
Prior art keywords
test
memory
reliability
output
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55175297A
Other languages
English (en)
Other versions
JPS6219000B2 (ja
Inventor
Hiroshi Iwahashi
Masamichi Asano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55175297A priority Critical patent/JPS57100690A/ja
Publication of JPS57100690A publication Critical patent/JPS57100690A/ja
Publication of JPS6219000B2 publication Critical patent/JPS6219000B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30Accessing single arrays
    • G11C29/34Accessing multiple bits simultaneously

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Semiconductor Memories (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
JP55175297A 1980-12-12 1980-12-12 Nonvolatile semiconductor memory Granted JPS57100690A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55175297A JPS57100690A (en) 1980-12-12 1980-12-12 Nonvolatile semiconductor memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55175297A JPS57100690A (en) 1980-12-12 1980-12-12 Nonvolatile semiconductor memory

Publications (2)

Publication Number Publication Date
JPS57100690A true JPS57100690A (en) 1982-06-22
JPS6219000B2 JPS6219000B2 (ja) 1987-04-25

Family

ID=15993634

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55175297A Granted JPS57100690A (en) 1980-12-12 1980-12-12 Nonvolatile semiconductor memory

Country Status (1)

Country Link
JP (1) JPS57100690A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59107493A (ja) * 1982-12-09 1984-06-21 Ricoh Co Ltd テスト回路付きepromメモリ装置
JPH01113999A (ja) * 1987-10-28 1989-05-02 Toshiba Corp 不揮発性メモリのストレステスト回路
US4956819A (en) * 1987-03-16 1990-09-11 Siemens Aktiengesellschaft Circuit configuration and a method of testing storage cells
JP2008004159A (ja) * 2006-06-21 2008-01-10 Toshiba Corp 半導体記憶装置及びそのテスト方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59107493A (ja) * 1982-12-09 1984-06-21 Ricoh Co Ltd テスト回路付きepromメモリ装置
US4956819A (en) * 1987-03-16 1990-09-11 Siemens Aktiengesellschaft Circuit configuration and a method of testing storage cells
JPH01113999A (ja) * 1987-10-28 1989-05-02 Toshiba Corp 不揮発性メモリのストレステスト回路
JP2008004159A (ja) * 2006-06-21 2008-01-10 Toshiba Corp 半導体記憶装置及びそのテスト方法

Also Published As

Publication number Publication date
JPS6219000B2 (ja) 1987-04-25

Similar Documents

Publication Publication Date Title
KR910000738B1 (ko) 동작 테스트실행에 적합한 반도체 집적회로
US4651304A (en) EPROM memory device having a test circuit
US5404099A (en) Semiconductor device
KR970010658B1 (ko) 번-인회로를 가지는 반도체메모리장치 및 그 번-인방법
US5287312A (en) Dynamic random access memory
US7002232B2 (en) Semiconductor integrated circuit device and method of testing the same
EP0023798B1 (en) An address buffer circuit
KR900006161B1 (ko) 동작검사를 행하는 반도체 메모리장치
KR0135085B1 (ko) 메모리장치
EP0018843A1 (en) Semiconductor memory device with parallel output gating
EP0410413A2 (en) Semiconductor memory apparatus with a spare memory cell array
US5282167A (en) Dynamic random access memory
US5255229A (en) Dynamic random access memory including stress test circuitry
JPS57103195A (en) Semiconductor storage device
JPH10241400A (ja) 半導体記憶装置
JPS57176587A (en) Semiconductor ram device
JPS57100690A (en) Nonvolatile semiconductor memory
JPS5769584A (en) Non-volatile semiconductor memory
JPS62289994A (ja) 半導体メモリ装置
KR950006876A (ko) 롤콜 회로
EP0107355A3 (en) Cmis circuit device
JPS57130294A (en) Semiconductor memory
JPS6488998A (en) Nonvolatile semiconductor memory
JP3447041B2 (ja) 半導体装置および半導体装置の検査方法
KR940008212B1 (ko) 리던던트 셀의 테스트 수단이 내장된 반도체 메모리 장치