JPS5683959A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5683959A
JPS5683959A JP16082679A JP16082679A JPS5683959A JP S5683959 A JPS5683959 A JP S5683959A JP 16082679 A JP16082679 A JP 16082679A JP 16082679 A JP16082679 A JP 16082679A JP S5683959 A JPS5683959 A JP S5683959A
Authority
JP
Japan
Prior art keywords
width
main surface
lead
bonding
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16082679A
Other languages
Japanese (ja)
Other versions
JPS5824020B2 (en
Inventor
Yoshimasa Kudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP54160826A priority Critical patent/JPS5824020B2/en
Publication of JPS5683959A publication Critical patent/JPS5683959A/en
Publication of JPS5824020B2 publication Critical patent/JPS5824020B2/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch

Landscapes

  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To increase a bonding efficiency without contact of a wire to an adjacent lead by a method wherein shapes of top ends of inner-leads which form a lead frame are made broader in width for surfaces where wire-bondings are applied and narrower in width for the reverse. CONSTITUTION:A sectional shape of the inner-lead 11 forming the lead frame should be made as follows. That is, the width of one main surface 12 applied a wire bonding is made a predetermined one necessary for the bonding and the other main surface 13 facing thereto is made narrower in width that the former. Thus, the broadest width W comes at the position near the main surface 12 and the cutout width is also made narrower than the half of a thickness (t) of the lead on the main surface 12 side. This is accomplished by the application of an ordinary etching. Whereby the distance between the leads 11 adjacent to each other becomes broader, the bonding efficiency is improved and if necessary, the frame can be made small corresponding to making pellets small-size.
JP54160826A 1979-12-13 1979-12-13 semiconductor equipment Expired JPS5824020B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54160826A JPS5824020B2 (en) 1979-12-13 1979-12-13 semiconductor equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54160826A JPS5824020B2 (en) 1979-12-13 1979-12-13 semiconductor equipment

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP59007074A Division JPS59150439A (en) 1984-01-20 1984-01-20 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS5683959A true JPS5683959A (en) 1981-07-08
JPS5824020B2 JPS5824020B2 (en) 1983-05-18

Family

ID=15723238

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54160826A Expired JPS5824020B2 (en) 1979-12-13 1979-12-13 semiconductor equipment

Country Status (1)

Country Link
JP (1) JPS5824020B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5230144A (en) * 1991-04-03 1993-07-27 Seiko Epson Corporation Method of producing lead frame
US7105378B2 (en) * 2004-02-13 2006-09-12 Semiconductor Components Industries, Llc Method of forming a leadframe for a semiconductor package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5230144A (en) * 1991-04-03 1993-07-27 Seiko Epson Corporation Method of producing lead frame
US7105378B2 (en) * 2004-02-13 2006-09-12 Semiconductor Components Industries, Llc Method of forming a leadframe for a semiconductor package

Also Published As

Publication number Publication date
JPS5824020B2 (en) 1983-05-18

Similar Documents

Publication Publication Date Title
KR920020684A (en) Lead frame and manufacturing method
JPS5683959A (en) Semiconductor device
JPS5651851A (en) Semiconductor device
JPS5726454A (en) Integrated circuit device
JPS5326667A (en) Clamp chip of wire bonder
JPS5412263A (en) Semiconductor element and production of the same
JPS56165358A (en) Semiconductor device
JPS5348671A (en) Electrode structure of semiconductor element
JPS5680174A (en) Semiconductor pressure transducer
EP0283276A3 (en) Semiconductor device having heterojunction and method for producing same
JPS5223273A (en) Method of manufacturing semiconductor element
JPS5619632A (en) Lead terminal
JPS5710954A (en) Semiconductor device
JPS57132384A (en) Semiconductor laser device and manufacture thereof
JPS5763837A (en) Semiconductor device
JPS5363866A (en) Production of semiconductor device
JPS57155760A (en) Lead frame used for semiconductor and assembly and manufacture thereof
JPS5630732A (en) Mounting method of semiconductor pellet
JPS56137664A (en) Lead frame and semiconductor device having lead frame
JPS55157247A (en) Lead frame for semiconductor element
JPS6420630A (en) Manufacture of semiconductor device
JPS647626A (en) Semiconductor device
JPS5366373A (en) Semiconductor device and its manufacture
JPS56110285A (en) Semiconductor laser
JPS5775452A (en) Mos capacitor in semiconductor integrated circuit and manufacture thereof