JPS5683944A - Manufacturing of semiconductor device - Google Patents
Manufacturing of semiconductor deviceInfo
- Publication number
- JPS5683944A JPS5683944A JP16106579A JP16106579A JPS5683944A JP S5683944 A JPS5683944 A JP S5683944A JP 16106579 A JP16106579 A JP 16106579A JP 16106579 A JP16106579 A JP 16106579A JP S5683944 A JPS5683944 A JP S5683944A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- semiconductor device
- leading end
- layer
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000004519 manufacturing process Methods 0.000 title 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 2
- 101100008048 Caenorhabditis elegans cut-4 gene Proteins 0.000 abstract 1
- 229910052681 coesite Inorganic materials 0.000 abstract 1
- 229910052906 cristobalite Inorganic materials 0.000 abstract 1
- 239000006185 dispersion Substances 0.000 abstract 1
- 230000005684 electric field Effects 0.000 abstract 1
- 238000009413 insulation Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 1
- 239000000377 silicon dioxide Substances 0.000 abstract 1
- 235000012239 silicon dioxide Nutrition 0.000 abstract 1
- 229910052682 stishovite Inorganic materials 0.000 abstract 1
- 229910052905 tridymite Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
-
- H01L29/78—
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Weting (AREA)
Abstract
PURPOSE:To improve a performance of or yield of a semiconductor device by a method wherein a leading or deepest end of V-channel in the base plate of the semiconductor device is made to have a round form. CONSTITUTION:On N<+> type Si base plate 1 is overlapped P layer 2, P<-> layer 3, channel cut 4, separate insulative layer 5, N dispersion layer 8 and SiO2 film 9. V- channel 10 is formed by KOH solution under a selective opening inner surface of the V-channel is electroyted in HF of about 2.5% for its 50mA/cm<2> or so, resulting in that the leading end is modified to show a curved surface at 10'. Thereafter, when a gate oxide film 11 is formed, a complete intimate continuous film may be formed due to curved surface of the leading end. On the curved leading end surface is selectively formed a poly-Si gate electrode 12. With this arrangement, oxide film having less faults in the leading end of the V-channel may be made, and a concentration of electric field or a poor insulation of the oxide film may be prevented, and thereby a performance and yield of the semiconductor device may be improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16106579A JPS5683944A (en) | 1979-12-12 | 1979-12-12 | Manufacturing of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16106579A JPS5683944A (en) | 1979-12-12 | 1979-12-12 | Manufacturing of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5683944A true JPS5683944A (en) | 1981-07-08 |
Family
ID=15727941
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16106579A Pending JPS5683944A (en) | 1979-12-12 | 1979-12-12 | Manufacturing of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5683944A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5023196A (en) * | 1990-01-29 | 1991-06-11 | Motorola Inc. | Method for forming a MOSFET with substrate source contact |
JPH0586954U (en) * | 1992-05-06 | 1993-11-22 | ニチバン株式会社 | Adhesive tape container with cutter |
-
1979
- 1979-12-12 JP JP16106579A patent/JPS5683944A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5023196A (en) * | 1990-01-29 | 1991-06-11 | Motorola Inc. | Method for forming a MOSFET with substrate source contact |
JPH0586954U (en) * | 1992-05-06 | 1993-11-22 | ニチバン株式会社 | Adhesive tape container with cutter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6451665A (en) | Semiconductor device | |
JPS5658267A (en) | Insulated gate type field-effect transistor | |
JPS5688363A (en) | Field effect transistor | |
EP0148595A3 (en) | Method of fabricating mesa mosfet using overhang mask and resulting structure | |
JPS55151363A (en) | Mos semiconductor device and fabricating method of the same | |
JPS5683944A (en) | Manufacturing of semiconductor device | |
JPS55132072A (en) | Mos semiconductor device | |
JPS5645074A (en) | High-pressure-resistance mos type semiconductor device | |
JPS6489372A (en) | Semiconductor device | |
JPS54129984A (en) | Manufacture of semiconductor device | |
JPS5678157A (en) | Semiconductor device | |
JPS52147983A (en) | Insulation gate type semiconductor device | |
JPS52129279A (en) | Production of semiconductor device | |
JPS53979A (en) | Preparation of semiconductor device | |
JPS5364480A (en) | Field effect semiconductor device | |
JPS5376675A (en) | High breakdown voltage field effect power transistor | |
JPS5339088A (en) | Insulated gate type field effect semiconductor device | |
JPS52144980A (en) | Sos semiconductor device | |
JPS559452A (en) | Short channel mis type electric field effective transistor | |
JPS5277592A (en) | Production of semiconductor device | |
JPS57143867A (en) | Insulating gate type field-effect transistor and its manufacture | |
JPS54144182A (en) | Semiconductor device | |
JPS5353980A (en) | Semiconductor device | |
JPS5740973A (en) | Inverter circuit and manufacture therefor | |
JPS5381085A (en) | Production of semiconductor device |