JPS5666944A - Data transmission method - Google Patents
Data transmission methodInfo
- Publication number
- JPS5666944A JPS5666944A JP14302379A JP14302379A JPS5666944A JP S5666944 A JPS5666944 A JP S5666944A JP 14302379 A JP14302379 A JP 14302379A JP 14302379 A JP14302379 A JP 14302379A JP S5666944 A JPS5666944 A JP S5666944A
- Authority
- JP
- Japan
- Prior art keywords
- data
- transmission
- noise
- pulse
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Selective Calling Equipment (AREA)
Abstract
PURPOSE:To enable to check mis-transmission, by comparing the transmitted data with the data produced actually on the transmission line at the transmission section. CONSTITUTION:An output terminal 2 of a transmission section 1 and an input terminal 4 of a reception section 3 are tied with a line 5. The data read out from a data memory 6 is loaded to a shift register 7 with the load pulse. When noise is on a transmission line 5, noise is included in the data Di appeared on the collector of a transistor 13. The transmission data Do and the data Di are fed to an exclusive OR gate 14 to produce the detection pulse COM corresponding to the noise. A flip-flop 39 is set with the first leading of the detection pulse COM and reset with the load pulse PD. A restart pulse SS is output from an NAND gate 18, then the data Do is again transmitted.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14302379A JPS5666944A (en) | 1979-11-05 | 1979-11-05 | Data transmission method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14302379A JPS5666944A (en) | 1979-11-05 | 1979-11-05 | Data transmission method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5666944A true JPS5666944A (en) | 1981-06-05 |
Family
ID=15329111
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14302379A Pending JPS5666944A (en) | 1979-11-05 | 1979-11-05 | Data transmission method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5666944A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4857512A (en) * | 1971-11-18 | 1973-08-13 | ||
JPS53132929A (en) * | 1977-04-26 | 1978-11-20 | Mitsubishi Electric Corp | Supervisory unit for transmitting-receiving operation of data transmitter |
-
1979
- 1979-11-05 JP JP14302379A patent/JPS5666944A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4857512A (en) * | 1971-11-18 | 1973-08-13 | ||
JPS53132929A (en) * | 1977-04-26 | 1978-11-20 | Mitsubishi Electric Corp | Supervisory unit for transmitting-receiving operation of data transmitter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0125699A3 (en) | Data output circuit for dynamic memory device | |
JPS6418312A (en) | Four-state input/output control circuit | |
JPS5666944A (en) | Data transmission method | |
JPS5251828A (en) | Key input discriminating unit | |
JPS5357777A (en) | Semiconductor memory device | |
JPS55166749A (en) | Decoder circuit | |
JPS54148339A (en) | Memory device | |
JPS5641575A (en) | Memory unit | |
JPS5318376A (en) | Receiving circuit | |
JPS5729146A (en) | Logical circuit including memory array | |
JPS5531375A (en) | Signal transmission system | |
JPS5572261A (en) | Logic unit | |
JPS52155927A (en) | Mos random access memory | |
JPS5637573A (en) | Integrated circuit with tracer memory | |
SU411643A1 (en) | ||
JPS573139A (en) | Operation processor | |
JPS54158852A (en) | Logic circuit | |
JPS5379329A (en) | Test method of memory circuit | |
JPS55140972A (en) | Coordinate value checking circuit | |
JPS55100736A (en) | Mos latch circuit | |
JPS647752A (en) | Switch monitoring device | |
JPS5547547A (en) | Control device | |
JPS55105890A (en) | Memory control system | |
JPS5642803A (en) | Input/output device for sequence controller | |
JPS56153592A (en) | Output memory device |