JPS5531375A - Signal transmission system - Google Patents

Signal transmission system

Info

Publication number
JPS5531375A
JPS5531375A JP10521278A JP10521278A JPS5531375A JP S5531375 A JPS5531375 A JP S5531375A JP 10521278 A JP10521278 A JP 10521278A JP 10521278 A JP10521278 A JP 10521278A JP S5531375 A JPS5531375 A JP S5531375A
Authority
JP
Japan
Prior art keywords
signal
time
transmission
delay
transmission delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10521278A
Other languages
Japanese (ja)
Inventor
Shigeo Shiroshima
Koichi Takeda
Ryoji Sato
Masao Higuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10521278A priority Critical patent/JPS5531375A/en
Publication of JPS5531375A publication Critical patent/JPS5531375A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE:To make the same clock unnecessary to the whole system and to make it possible to avoid an error based on transmission delay by use of a simple device, by checking transmission delay with the repeating installation only. CONSTITUTION:When the transmission line 2 into which the repeating installation 3 has been inserted is commonly used by several signal generation device 1, and there exists a signal input exceeding the transmission capacity of the transmission line 2, the overflowing signal is stored in the buffer memory 21 of the device 3 and is made to wait, while the device 1 performs retransmission or demand unless there is a response within a given period of time. And when the delay time from input to output to the device 3 is a signal exceeding the fixed value, or the time until the signal reaches one device 1 from the other device 1 is less than the fixed value, comparing with the time to transmit the signal to the other device 1 from one device 1, the latter signal is abandoned. Thus the same clock can be made unnecessary to the whole system, and the error based on transmission delay can be avoided by use of a simple device.
JP10521278A 1978-08-29 1978-08-29 Signal transmission system Pending JPS5531375A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10521278A JPS5531375A (en) 1978-08-29 1978-08-29 Signal transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10521278A JPS5531375A (en) 1978-08-29 1978-08-29 Signal transmission system

Publications (1)

Publication Number Publication Date
JPS5531375A true JPS5531375A (en) 1980-03-05

Family

ID=14401351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10521278A Pending JPS5531375A (en) 1978-08-29 1978-08-29 Signal transmission system

Country Status (1)

Country Link
JP (1) JPS5531375A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60190049A (en) * 1984-03-12 1985-09-27 Toshiba Corp Packet communication equipment
JPS62175053A (en) * 1985-10-30 1987-07-31 Fujitsu Ltd Multichannel packet receiving system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60190049A (en) * 1984-03-12 1985-09-27 Toshiba Corp Packet communication equipment
JPS62175053A (en) * 1985-10-30 1987-07-31 Fujitsu Ltd Multichannel packet receiving system

Similar Documents

Publication Publication Date Title
JPS5531375A (en) Signal transmission system
JPS54129845A (en) Buffer unit for bidirectional data line
JPS549565A (en) Terminating circuit
JPS5539421A (en) Signal transmission method for serial data transmission system
JPS5452433A (en) Data stansmitter
JPS56153592A (en) Output memory device
JPS5591018A (en) Communication control system
JPS52106642A (en) Data transfer unit
JPS57150034A (en) Information transfer device
JPS54128215A (en) Buffer memory unit
JPS5798030A (en) Data processing system
JPS57208689A (en) Memory control device
JPS647748A (en) Digital transmitter
JPS5293206A (en) Data transmission system
JPS56110126A (en) Data transfer system
JPS57202161A (en) Data transmitter
JPS5755446A (en) Check system for digital transfer data
JPS5261447A (en) Data transfer system
Balakrishnan AV BALAKRISHNAN" A Note on the Structure of Optimal Stochastic Controls. Appl. Math. Opt. 1 (1974), pp. 87-94.
JPS533138A (en) Data input/output control system
JPS5525211A (en) Multiple data transmission device
JPS5666944A (en) Data transmission method
JPS5739446A (en) Communication control device
JPS5485619A (en) Digital transmission device
JPS5350626A (en) Data transfer system