JPS54129845A - Buffer unit for bidirectional data line - Google Patents
Buffer unit for bidirectional data lineInfo
- Publication number
- JPS54129845A JPS54129845A JP3680178A JP3680178A JPS54129845A JP S54129845 A JPS54129845 A JP S54129845A JP 3680178 A JP3680178 A JP 3680178A JP 3680178 A JP3680178 A JP 3680178A JP S54129845 A JPS54129845 A JP S54129845A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- signal
- low
- data line
- buffer unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Information Transfer Systems (AREA)
- Bidirectional Digital Transmission (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE: To make unnecessary the control signal for the changeover of the direction of transmission and reception, through the simple constitution so that the switching of the transmission and reception gate with one FF can be controlled.
CONSTITUTION: FF7 consisting of the NOR gates 6A and 6B is provided. When signal is present at A side which is at low level, the output of the gate 6B is low and that of 6A is high, setting FF7. Accordingly, the NAND gate 5A is ON and the low signal is outputted at B. That is, the low signal is delivered from A to B. Conversely, when a signal is present at first and it is low level, the output of the gate 6B is High, setting FF7. Accordingly, the gate 5B is ON and the gate 5A keeps OFF, causing the low signal from B to A delivered.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3680178A JPS54129845A (en) | 1978-03-31 | 1978-03-31 | Buffer unit for bidirectional data line |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3680178A JPS54129845A (en) | 1978-03-31 | 1978-03-31 | Buffer unit for bidirectional data line |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54129845A true JPS54129845A (en) | 1979-10-08 |
Family
ID=12479881
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3680178A Pending JPS54129845A (en) | 1978-03-31 | 1978-03-31 | Buffer unit for bidirectional data line |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54129845A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5696562A (en) * | 1979-12-28 | 1981-08-04 | Fujitsu Ltd | Connection circuit for transmission line |
JPS581271A (en) * | 1981-06-26 | 1983-01-06 | Fujitsu Ltd | Operation processing device |
JPS58166842A (en) * | 1982-03-27 | 1983-10-03 | Nec Corp | Signal controller |
JPS63153787A (en) * | 1986-12-18 | 1988-06-27 | Fujitsu Ltd | Two-way semiconductor device |
JPH0324609A (en) * | 1989-06-21 | 1991-02-01 | Mitsuba Electric Mfg Co Ltd | Buffer ic for input/output |
JPH04124751A (en) * | 1990-09-17 | 1992-04-24 | Toshiba Corp | Data transfer system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52153313A (en) * | 1976-06-14 | 1977-12-20 | Sanyo Electric Co Ltd | Two-way digital amplifier circuit |
-
1978
- 1978-03-31 JP JP3680178A patent/JPS54129845A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52153313A (en) * | 1976-06-14 | 1977-12-20 | Sanyo Electric Co Ltd | Two-way digital amplifier circuit |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5696562A (en) * | 1979-12-28 | 1981-08-04 | Fujitsu Ltd | Connection circuit for transmission line |
JPS581271A (en) * | 1981-06-26 | 1983-01-06 | Fujitsu Ltd | Operation processing device |
JPS58166842A (en) * | 1982-03-27 | 1983-10-03 | Nec Corp | Signal controller |
JPS63153787A (en) * | 1986-12-18 | 1988-06-27 | Fujitsu Ltd | Two-way semiconductor device |
JPH0422314B2 (en) * | 1986-12-18 | 1992-04-16 | Fujitsu Ltd | |
JPH0324609A (en) * | 1989-06-21 | 1991-02-01 | Mitsuba Electric Mfg Co Ltd | Buffer ic for input/output |
JPH04124751A (en) * | 1990-09-17 | 1992-04-24 | Toshiba Corp | Data transfer system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5361216A (en) | Facsimile electric transmission system | |
JPS54129845A (en) | Buffer unit for bidirectional data line | |
JPS5383428A (en) | Automatic power throw-in system for data transmission system | |
JPS57129537A (en) | Programmable array circuit | |
JPS5368907A (en) | Transmission system for facsimile control signal | |
JPS53123612A (en) | Transmission output control system | |
JPS5539421A (en) | Signal transmission method for serial data transmission system | |
JPS5333011A (en) | Information processing console unit | |
JPS54113236A (en) | Logical signal transfer circuit | |
JPS57188160A (en) | Decentralized managing loop transmission system | |
JPS5685125A (en) | Power supply control device of terminal equipment | |
JPS5752933A (en) | Input and output control system | |
JPS5311286A (en) | Device to limit controlling signal | |
JPS5616221A (en) | Control system for data transfer | |
JPS5361931A (en) | Communication control device | |
JPS5422135A (en) | Command chanin process system | |
JPS5362436A (en) | Fast feeder for decoder output | |
JPS54114140A (en) | Delay control system for input/output control device | |
JPS54528A (en) | Digital input unit | |
JPS55140921A (en) | Buffer circuit for two-way bus | |
JPS5741728A (en) | Controlling system of data transfer | |
JPS5331919A (en) | Digital signal transmission device | |
JPS5375827A (en) | Main memory control device | |
JPS5310913A (en) | Automatic cutting control system of recording paper | |
JPS5464437A (en) | Data transfer control system |